Control of Electronic Power Converters for Low-Voltage Microgrids

Direttore della Scuola: Ch.mo Prof. Matteo Bertocco
Coordinatore di Indirizzo: Ch.mo Prof. Carlo Ferrari
Supervisore: Ch.mo Prof. Paolo Tenti
Co-supervisore: Ch.mo Prof. Simone Buso

Dottorando: Tommaso Caldognetto
Contents

List of Acronyms vii

List of Figures xi

List of Tables xvii

Abstract xix

Sommario xxiii

Acknowledgments xxvii

1 Introduction 1

1.1 Investigated Aspects and Contribution . . . . . . . . . . . . . . . . . . . 5

1.1.1 Microgrid Architecture . . . . . . . . . . . . . . . . . . . . . . . . . 5

1.1.2 Current Controllers for Grid-Tied Converters . . . . . . . . . . . . 6

1.1.3 Control Algorithm for DERs Interfacing Converters . . . . . . . . 7

1.1.4 Control of Voltage Profiles . . . . . . . . . . . . . . . . . . . . . . . 8

1.2 Dissertation Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

2 Control in Smart Microgrids: State-of-the-Art 13

2.1 Control Hierarchy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

2.2 Zero-level Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

2.2.1 Linear Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

2.2.2 Predictive Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
List of Acronyms

AC     Alternate Current
ADC    Analog to Digital Converter
CB     Circuit Breaker
CC-EPP Current Controlled Electronic Power Processor
CCM    Current Control Mode
CF     Crest Factor
CPT    Conservative Power Theory
DC     Direct Current
DER    Distributed Energy Resource
DFT    Discrete Fourier Transform
DG     Distributed Generator
DSO    Distribution System Operator
DSP    Digital Signal Processor
EG     Energy Gateway
EPP    Electronic Power Processor
ES     Energy Storage
ESR  Equivalent Series Resistance
FPGA  Field Programmable Gate Array
GPIC  General Purpose Inverter Controller Board
HDL  Hardware Description Language
HIL  Hardware-In-the-Loop
HV  High Voltage
ICT  Information and Communication Technology
LCO  Limit Cycle Oscillation
LCU  Local Control Unit
LSB  Least Significant Bit
LV  Low-Voltage
LVN  Low-Voltage Network
MC  Master Controller
MPPT  Maximum Power Point Tracking
MSB  Most Significant Bit
MV  Medium-Voltage
OLTC  On-Load Tap Changer
PB  Power-Based
PCC  Point of Common Coupling
PI  Proportional Integral
PID  Proportional Integral Derivative
PLC  Power-Line Communication
PLL  Phase Locked Loop
PMU  Phase Measurement Unit
PR   Proportional Resonant
PV   Photo-voltaic
PWM  Pulse Width Modulation
PWMD Digital Pulse Width Modulation
RCP  Rapid Control Prototyping
RD   Run-Down
RMS  Root Mean Square
RT   Real-Time
RTOS Real-Time Operation System
RU   Run-Up
SF   Synchronous Frame
SM   Smart Meter
SNR  Signal to Noise Ratio
SOC  State Of Charge
SoC  System on Chip
SRFC Synchronous Reference Frame Controllers
THD  Total Harmonic Distortion
UI   Utility Interface
**UPS**  Uninterruptible Power Supply

**VC-EPP**  Voltage Controlled Electronic Power Processor

**VCM**  Voltage Control Mode

**VSI**  Voltage Source Inverter

**ZOH**  Zero-Order Hold
# List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Growth in world electricity demand and related CO(_2) emissions since 1990.</td>
<td>2</td>
</tr>
<tr>
<td>1-2</td>
<td>Evolution of European solar PV cumulative installed capacity.</td>
<td>2</td>
</tr>
<tr>
<td>1-3</td>
<td>Evolution of the electric power system.</td>
<td>4</td>
</tr>
<tr>
<td>1-4</td>
<td>Structure of the dissertation.</td>
<td>11</td>
</tr>
<tr>
<td>2-1</td>
<td>Repetitive controller</td>
<td>21</td>
</tr>
<tr>
<td>2-2</td>
<td>Resonant, multiple resonant, and repetitive.</td>
<td>21</td>
</tr>
<tr>
<td>2-3</td>
<td>Predictive control of a three-phase active filter</td>
<td>23</td>
</tr>
<tr>
<td>2-4</td>
<td>Scheme of a hysteresis controller</td>
<td>25</td>
</tr>
<tr>
<td>2-5</td>
<td>Variables of the hysteresis controller</td>
<td>25</td>
</tr>
<tr>
<td>2-6</td>
<td>Interaction between two voltage controlled sources.</td>
<td>29</td>
</tr>
<tr>
<td>2-7</td>
<td>Harmonic compensation scheme for current controlled converters.</td>
<td>36</td>
</tr>
<tr>
<td>2-8</td>
<td>Harmonic compensation scheme for voltage controlled converters.</td>
<td>36</td>
</tr>
<tr>
<td>2-9</td>
<td>Harmonic compensation scheme for a hybrid (V) and (I) controlled converters.</td>
<td>36</td>
</tr>
<tr>
<td>3-1</td>
<td>Structure and functionalities of a DER-interfacing EPP</td>
<td>49</td>
</tr>
<tr>
<td>3-2</td>
<td>Basic representation of the typical DC/AC stage of a DER-interfacing EPP.</td>
<td>51</td>
</tr>
<tr>
<td>3-3</td>
<td>DER-interfacing EPP controller implementation</td>
<td>55</td>
</tr>
<tr>
<td>3-4</td>
<td>Typical system configuration with user interface</td>
<td>58</td>
</tr>
<tr>
<td>3-5</td>
<td>Zoom-in view of the PC interface</td>
<td>59</td>
</tr>
<tr>
<td>3-6</td>
<td>HIL simulation set-up</td>
<td>62</td>
</tr>
<tr>
<td>3-7</td>
<td>View of the experimental testbed for DER-interfacing EPPs.</td>
<td>64</td>
</tr>
<tr>
<td>3-8</td>
<td>Comparison of PC, real-time simulations, and experimental measurements.</td>
<td>65</td>
</tr>
<tr>
<td>3-9</td>
<td>Application of RCP to the distance-based microgrid supervisor.</td>
<td>67</td>
</tr>
</tbody>
</table>
3-10 Bode plots of the open loop transfer functions $T_{i0}$ and $T^{(DA)}_{i0}$. . . . . . . . . . 68
3-11 Effect of model partitioning. . . . . . . . . . . . . . . . . . . . . . . . . . . 70
3-12 Effect of model partitioning in reducing simulation artifacts . . . . . . . . . . . . . . . 71
3-13 Example of an implemented LabVIEW program for HIL tests . . . . . . . . . 71

4-1 Representation of distribution line between two active nodes $A$ and $B$. . . 77
4-2 Representation of a grid section converging in an active node . . . . . . . . . . . . . . 79

5-1 Considered microgrid scenario. . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
5-2 Master/slave microgrid architecture . . . . . . . . . . . . . . . . . . . . . . . . 94
5-3 Generic structure of an energy gateway (EG). . . . . . . . . . . . . . . . . . . 98
5-4 Master/slave control principle . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
5-5 The utility interface (UI). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
5-6 UI control scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
5-7 Open loop gain of UI voltage control loop. . . . . . . . . . . . . . . . . . . . . . . . 108
5-8 Open loop gain of the compensated UI outer current control loop . . . . . . . . . . 110
5-9 Poles and zeros of $H_{vMG}^{w}$ with different static gains and dynamics for $W_{vL}^{iL}$. . . 111
5-10 Poles and zeros of $W_{vG}^{iG}$ for different values of $L_{G}$ and $R_{G}$. . . . . . . . . . 111
5-11 Zoom-in view of resonant poles and zeros of Fig. [5-10]. . . . . . . . . . . . 111
5-12 Islanding detection scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
5-13 Microgrid’s possible operating modes and transitions . . . . . . . . . . . . . . . . . . 113
5-14 UI voltage reference generator (per phase). . . . . . . . . . . . . . . . . . . . . . . . 114
5-15 UI test circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
5-16 Real-Time (RT) simulation testbed of the UI. . . . . . . . . . . . . . . . . . . . . 118
5-17 Connection of non-linear load. . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
5-18 Response to 5% variation of grid voltage (RT-simulations). . . . . . . . . . . . . . . 121
5-19 Transition to islanded operation (RT-simulations). . . . . . . . . . . . . . . . . . . 122
5-20 Transition to grid connected operation (RT-simulations). . . . . . . . . . . . . . . . 122
5-21 System behavior along the entire sequence of events (RT-simulations). . . . . . . . 123
5-22 Measured THD along the entire sequence of events (RT-simulations). . . . . . . . 123
5-23 Islanded operation with non-linear load. . . . . . . . . . . . . . . . . . . . . . . . . 124
List of Tables

2.1 Typical control hierarchy for microgrids ................................. 16
2.2 Proposed control hierarchy for low-voltage microgrids .................. 17
2.3 Harmonic current distortion limits for systems rated 120 V through 69 kV . 32

3.1 Control function stack of a DER-interfacing EPP .......................... 52
3.2 Characteristics of the chosen control platform (GPIC) ..................... 56
3.3 Characteristics of the chosen simulation platform (cRIO-9082) .......... 57
3.4 Inverter and PI current controller parameters ............................. 60
3.5 Grid parameters ....................................................................... 61

5.1 Test circuit parameters .............................................................. 115
5.2 Distortion measurements in steady-state from the prototype of Fig. 5-15 . 126

6.1 Converter parameters ............................................................... 134
6.2 Hysteresis controller parameters ............................................... 147
6.3 Dead-beat controller parameters ............................................... 161
6.4 Experimental results for the current controllers ............................. 171

7.1 Distribution grid parameters ...................................................... 196
7.2 First energy gateway parameters (EG #1) .................................. 196
7.3 Second energy gateway parameters (EG #2) ............................... 196
7.4 Performance indexes computed at microgrid PCC .......................... 203

7.5 Performance indexes computed at microgrid PCC .......................... 203
7.6 Performance indexes computed at microgrid PCC .......................... 203
7.7 Performance indexes computed at microgrid PCC .......................... 203
7.8 Performance indexes computed at microgrid PCC .......................... 203
7.9 Performance indexes computed at microgrid PCC .......................... 203
7.10 Performance indexes computed at microgrid PCC .......................... 203

8.1 Parameters of the laboratory microgrid prototype .......................... 209

A.1 Current Sensor Board Parameters ........................................... 220
Abstract

The term *smart grid* indicates an electrical network that aims at solving the weaknesses of conventional electrical grids by taking advantage of extensive use of information and communication technologies in the production, transmission, distribution, and usage of electricity. The main purpose is to attain the highest level of sustainability with respect to the environment and flexibility in hosting the increasing number of consumers.

The various challenging issues, the potential market involved by related products and services, and the expected benefit for the society linked to the development of the new electricity grid paradigm have attracted a wide interest from academia, industry, and governments in the last ten years.

Advanced technologies, such as advanced automation infrastructures and model predictive management approaches, are already used for the operation of transmission networks, where the recent advances are driven by the need of infrastructural changes. Low-voltage distribution grids, instead, were devised to serve groups of residential or small industrial consumers, that were traditionally seen as purely passive (i.e., no generation of active power) and non-controllable loads, with limited monitoring and control functionalities. Therefore, low-voltage grids are now required to undergo a deep evolution to fulfill the smart grid functionality.

The widespread integration of renewable resources in low-voltage grids, seen in recent years, is the starting point of this evolution. While, on the one hand, this integration enables consumers to satisfy their energy needs more economically and with a lower impact on the environment, on the other hand, the high penetration of distributed generation in low-voltage grids calls for specific provisions to ensure efficient operation regimes.

Specifically, some of the main issues that need to be addressed are: unwanted reac-
tive power circulation, intermittent power injections from renewables, distortion of voltage profiles along distribution lines, harmonic current circulation, unbalance in three-phase systems. In addition, further issues are expected to emerge in the future in case of adoption of other particular loads/resources, such as the electric vehicles and local electrical storage devices. A promising approach to tackle these issues is to cluster loads and distributed energy resources to make them behaving like a single entity with a higher level of controllability, seen from the point of view of the main grid. These clusters, referred to as smart microgrids, play as the basic tiles of the smart grid scenario.

The main goal of the work presented herein is to identify and analyze a scalable architecture for low-voltage microgrids together with a suitable control system for the distributed energy resources that may be connected. The defined solution should improve low-voltage grids performance in terms of i) capacity of hosting distributed generators, ii) continuity of operation during faults affecting the mains, and iii) regulation of the power and power quality at the interface with the main grid.

In the first part of this dissertation, a general overview of control aspects and issues in low-voltage microgrids is provided, together with some preliminary theoretical considerations. This first part prepares the ground to introduce the proposed microgrid architecture and control approach. The central part of the work focuses on the proposed master/slave microgrid architecture and control algorithm. In the considered architecture, distributed energy resources (DERs) are interfaced to the grid by means of conventional current-driven power electronics interfaces and the microgrid is interfaced to the mains via a voltage-driven utility interface converter. The control algorithm, the so called power-based control, is then introduced and adopted to regulate the contribution to microgrid needs from the different energy resources available. The control approach ensures an accurate active and reactive power sharing among DERs that takes into account both local (i.e., DER level) and global (i.e., microgrid level) constraints. The power-based control approach lies on the conservative power theory, which offers a meaningful, robust, and computationally efficient method to manage power quantities referring to different grid nodes. The advantages of the presented solution can be summarized as follows:

- no need of tight synchronization of measurements or control actions among control
agents;

- no need of plants models;
- no need of measures from passive nodes;
- no circulation currents among generators;
- light calculation and communication requirements;
- prompt regulation of the power flow at the microgrids point of coupling with the mains;
- fair exploitation of distributed energy resources that may also take into account particular local constraints.

From the implementation point of view, the crucial aspects related to the control of power electronics converters interfacing distributed energy resources to the grid, as well as the microgrid to the mains, are addressed in detail. The purpose of this latter activity is to identify the better performing controller to implement the current control loops of grid-tied converters, with a particular focus on utility interface converters. To this end, a couple of novel, high-performance, fully digital current controllers are introduced, analyzed, and characterized; the excellent large-signal and small-signal dynamic behaviors that can be obtained are shown by means of analytical, simulation, and experimental results.

The actual behavior of the proposed solutions is demonstrated on a laboratory-scale microgrid prototype that has been specifically implemented. The development of the prototype took advantage of rapid-control-prototyping techniques, while hardware-in-the-loop real-time simulation supported the debugging of the control techniques and algorithms.
Sommario

Con rete elettrica intelligente (smart grid) si intende una rete elettrica che mira a risolvere le criticità delle reti elettriche convenzionali sfruttando in modo trasversale le tecnologie dell’informazione e della comunicazione nella produzione, trasmissione, distribuzione e impiego dell’energia elettrica. L’obiettivo principale è quello di raggiungere il più alto livello di sostenibilità dal punto di vista ambientale e flessibilità nel servire il crescente numero di consumatori.

Le interessanti problematiche, il potenziale mercato di prodotti e servizi e i benefici per la società legati allo sviluppo del nuovo paradigma di rete elettrica hanno attirato negli ultimi dieci anni l’interesse del mondo accademico, industriale e delle istituzioni governative. Tecnologie all’avanguardia, come sono le infrastrutture di automazione avanzata e approcci di gestione predittivi basati su modelli, sono già impiegati per il funzionamento delle reti di trasmissione, nelle quali i recenti progressi sono principalmente guidati dalla necessità di cambiamenti infrastrutturali. Invece, le reti di distribuzione a bassa tensione sono concepite per servire gruppi di piccoli consumatori industriali o residenziali, che, tradizionalmente, si comportano come carichi puramente passivi e non controllabili, con funzionalità di monitoraggio e controllo limitato. Perciò, le reti a bassa tensione saranno soggette ad una profonda evoluzione per soddisfare la funzionalità delle smart grid.

La diffusa integrazione di fonti rinnovabili nelle reti di bassa tensione che ha avuto luogo negli ultimi anni è il punto di partenza di questa evoluzione. Mentre, da un lato, l’integrazione di sorgenti rinnovabili permette ai consumatori di soddisfare il loro fabbisogno energetico più economicamente e con un minor impatto ambientale, d’altra parte, l’ampia diffusione di generazione distribuita richiede provvedimenti specifici per garantire regimi di funzionamento efficienti.
In particolare, alcuni dei principali problemi che devono essere affrontati sono: la circolazione di potenza reattiva, la generazione intermittente da parte delle risorse energetiche rinnovabili, l’alterazione dei profili di tensione lungo le linee di distribuzione, la circolazione di corrente armonica, lo squilibrio in sistemi trifase. Inoltre si prevede l’emergere di ulteriori necessità nel caso particolari tecnologie prendano piede in futuro, come, ad esempio, i veicoli elettrici e i dispositivi di immagazzinamento dell’energia. Un promettente approccio per affrontare questi problemi è quello di raggruppare carichi e risorse energetiche affinché siano visti, nel loro insieme, dalla rete principale come una singola entità elettrica con funzionalità di controllo estesa. Questi raggruppamenti, denominati microreti (*microgrid*), rappresentano i tasselli che compongono lo scenario delle smart grid.

L’obiettivo principale del lavoro qui presentato è quello di individuare e analizzare un’architettura scalabile per microreti a bassa tensione che integri un sistema di controllo adeguato a gestire le risorse energetiche connesse. La soluzione definita dovrebbe migliorare le prestazioni delle reti a bassa tensione, in termini di *i)* capacità di ospitare generazione distribuita, *ii)* continuità di funzionamento anche in caso di guasti che interessano la rete principale e *iii)* qualità e capacità di regolazione del flusso di potenza all’interfaccia tra microrete e rete principale.

Nella tesi, i primi capitoli forniscono una panoramica generale delle questioni relative al controllo delle microreti a bassa tensione, introducono il metodo di sviluppo adottato e descrivono il contesto che ha dato origine al lavoro presentato nei capitoli centrali. La parte centrale del lavoro riguarda una architettura di tipo master/slave per microreti. Nell’architettura considerata, le risorse energetiche distribuite (DERs) sono interfacciate alla microrete per mezzo di convenzionali convertitori di potenza elettronici e, a sua volta, la microrete è interfacciata alla rete principale tramite un convertitore pilotato in tensione. L’algoritmo di controllo, il cosiddetto controllo basato sulle potenze (power-based control), viene descritto e adottato per regolare il contributo da parte delle diverse risorse energetiche disponibili alle esigenze della microrete. L’approccio di controllo proposto garantisce un’accurata suddivisione della potenza attiva e reattiva tra DERs, che tiene conto sia di necessità locali (i.e., a livello di DER) sia di vincoli globali (i.e., a livello di microrete). L’approccio basato sulle potenze poggia sulla teoria conservativa delle potenze, che offre
un metodo significativo, robusto e computazionalmente efficiente per elaborare quantità di potenza che si riferiscono a nodi differenti. I vantaggi della soluzione presentata possono essere riassunti nei punti seguenti:

- nessuna necessità di sincronizzazioni critiche nelle misure o nelle azioni di controllo tra gli agenti;
- funzionamento indipendente dalla conoscenza del modello dell’impianto controllato;
- non sono richieste capacità di misura o comunicazione da parte dei nodi passivi;
- assenza di correnti di circolazione tra i generatori;
- limitate esigenze computazionali e di comunicazione;
- accurata regolazione del flusso di potenza al punto di connessione con la rete principale;
- equa ridistribuzione del carico tra le risorse energetiche distribuite, con la possibilità di tener conto di vincoli locali.

Dal punto di vista implementativo, gli aspetti di maggior importanza relativi al controllo dei convertitori di potenza elettronici che interfacciano le risorse energetiche distribuite alla rete, e anche la microrete stessa alla rete principale, sono analizzati in dettaglio. Lo scopo di quest’ultima attività è di identificare i controllori maggiormente performanti come regolatori di corrente per convertitori connessi alla rete, con particolare attenzione ai convertitori d’interfaccia al nodo di saldo della microrete. A tal fine, una coppia di controllori digitali innovativi e ad alte prestazioni sono descritti, analizzati e caratterizzati; la bontà dei comportamenti dinamici sia al grande che al piccolo segnale è mostrata mediante valutazioni analitiche, al simulatore, e sperimentali.

L’effettivo comportamento delle soluzioni proposte è dimostrato utilizzando un prototipo di microrete realizzato, a tale scopo, in laboratorio. Lo sviluppo del prototipo si è avvantaggiato di tecniche di rapid-control-prototyping, mentre tecniche di simulazione in tempo reale hardware-in-the-loop hanno supportato la messa a punto degli algoritmi e delle tecniche di controllo.
Acknowledgments

First of all, I would like to thank my supervisors Prof. Paolo Tenti and Prof. Simone Buso for their invaluable support. They have wisely and carefully guided me on the research activities, always ready to provide the finest help and advice when needed, no matter the specific argument. All the positive scientific results I achieved during these last years, as well as most of my personal growth, are owe to them.

With them, I would like to thank all the people of the Power Electronics Group of the University of Padova, Prof. Paolo Mattavelli, Prof. Giorgio Spiazzi, Prof. Leopoldo Rossetto, Prof. Luca Corradini, Dr. Marco Stellini, and Mr. Renato Sartorello, for the important contribution they have given, in many and different ways, to my professional education. Also, I would like to thank Dr. Alessandro Costabeber for his help in the first part of my Ph.D. studies and Dr. Francesco Sichirollo for his careful support and teachings.

Special thanks go to the lab manager and dear friend Dr. Marco Stellini. Besides having the pleasure of sharing with him the joy of working together in many intriguing projects, he has always been a source of thoughtful advice.

Special thanks go also to my Ph.D. colleagues Stefano Lissandron and Luca Scandola, who have been the ideal companion in such a challenging path, always ready to help, exchange views, and share experiences. My gratitude goes also to my dear, long-term classmates Davide Biadene and Francesco Cavazzana, with whom I share all the phases of our University experience.
A particular mention is for my lab partner and dear friend Dr. Danilo Iglesias Brandão. An intense, fruitful, and enjoyable collaboration among us characterized the period in which he staid in Padova. This dissertation encompasses some of the outcomes of the experimental activities that we carried on together.

I want also to express my gratitude to all the people of the Institute for Automation of Complex Power Systems (ACS) of the University of Aachen, Germany. In particular, to the Director of the ACS Institute, Prof. Antonello Monti, and to Prof. Ferdinanda Ponci for giving me the possibility of taking part to such a stimulating environment like is their research group. A special thank goes to Dr. Antonino Riccobono for his very much appreciated scientific and personal support, and his family, for their warm hospitality. Also I would like to thank all the very dedicated research assistants and master students with whom I could collaborate, in particular, Dr. Marco Cupelli, Dr. Jing Wang, Joaquín Mascareñas Hinojosa, Syed Khurram Abbas Naqvi, Waqas Ahmad Raazi, and Markus Mirtz; and the friends with whom I had pleasurable lunches and that gave me good memories: Bernardino Spanu, Eran Schweitzer, Gianluca Lipari.

Finally, endless thanks to my family for having, from the outside, unconditionally supported me in each and every phase of my studies.

Padova, January 2016
Tommaso Caldognetto
Chapter 1

Introduction

An electrical power system is a technological system designed to generate and distribute electrical power for the benefit of human activities. Traditionally, electrical power systems are characterized by a hierarchical organization where few, large centralized generators deliver power to the users. This model arose in the late nineteenth century owing to pioneers such as Thomas Alva Edison, George Westinghouse, Nikola Tesla. Since then, electrical power systems have steadily expanded and evolved, although maintaining a centralized organization for both power generation and control.

The European power system became the largest technological system ever built, playing a crucial role in supporting the energy needs of the modern society. Nowadays, due to its importance, two critical issues are driving the choices for the future architectural and infrastructural developments: the need of minimizing environmental impacts in terms of greenhouse gas emissions and of supporting the future energy demand. Indeed, according to [1], the electric power sector is the largest source of energy-related CO₂ emissions and the greatest focus (to date) of energy sector efforts to decarbonise. As well, to invest in an efficient and an even more widespread use of electricity (process known as electrification) is regarded as a key element to achieve global commitments to decarbonization. These aspects are summarized by the International Energy Agency (iea) by using Fig. [1-1] which displays higher energy needs by more than 40% and further increases of CO₂ emissions by 2030.

The first provision taken at international level to tackle these issues has been to incre-
Figure 1-1: Growth in world electricity demand and related CO₂ emissions since 1990 (left) and related CO₂ emissions by region (right) [1].

Figure 1-2: Evolution of European solar PV cumulative installed capacity [2].
system (e.g., 98% of total plant installations in Germany [3]). The practice of siting resources close to the users—actually, at the users’ premises—is counterposed to the initially mentioned traditional centralized structure of electrical power systems. This trend is now a fact concerning photovoltaic sources and it is expected to encompass, in the next decades, energy resources in general (i.e., for both source and storage devices).

Actually, a broader range of changes are foreseen to honor countries’ pledges to reduce greenhouse emissions and sustaining the development of society. In [1], these changes are represented by means of the illustrations in Fig. 1-3, where Fig. 1-3(a) shows the situation in 2014, whereas Fig. 1-3(b) shows the foreseen situation in 2030. A plethora of advanced technologies, including distributed renewable sources, distributed storage, advanced automation technologies, are expected to be integrated-in or interact-with the electrical system. Power electronics is the enabling technology of the highlighted evolution [4, 5]. It has been demonstrated that its adoption in this sector brings numerous valuable features, such as, controllability, natural connection with other information and communication technologies, high efficiency, small size, relatively cheap solutions, ease of coupling different physics domains.

Generally, high technology readiness levels may be claimed for the individual technologies of Fig. 1-3(b) (see, for example, the TOSA project [6] for what concerns transportation), although, many open issues about how to efficiently combine, control, and coordinate resources are present. Prospective solutions should provide effective and harmonious means to tackle peculiar limitations of current low-voltage grids in view of the foreseen evolution; in particular, considering the aspects that follow.

- Hosting capacity, that is, the maximum penetration of distributed energy resources (DERs) for which the power system operates satisfactorily, should be maximized to allow the wider collection of power from renewables.

- Full exploitation of resources, which is essential to maximize the return from the investment. This implies to involve, rationally, all distributed resources to cooperate for the benefit of the whole grid.

- Efficient operation, which is not limited at only minimizing the power loss during
Figure 1-3: Evolution of the electric power system.
operation, but also means to take into account the impact that specific control actions have on components’ reliability and lifetime.

- Power quality, to increase the efficiency of distribution networks by reducing the circulation of unwanted reactive, harmonic, and unbalance currents and, simultaneously, improve the quality of the voltage provided to the consumers.

- Reliability, that is, to keep on normal operation for grid subsections in case of fault of the main grid. This, in particular, would allow to ensure energy supply to critical loads in the wake of disasters, so that to support recovery and rebuilding efforts.

A promising approach to tackle these issues is to cluster DERs and loads to make them behaving like a single entity with a higher level of controllability, seen from the point of view of the main grid. In this way, control functions can be demanded to these clusters, which can more easily perform, locally, the most appropriate control actions. Such clusters are referred to as smart microgrids and represent a bottom-up approach to the development of the next generation electric power system.

### 1.1 Investigated Aspects and Contribution

Within the scenario outlined above, this dissertation investigates some critical aspects related to the control of electronic power converters in low-voltage microgrids. The challenges on which the dissertation is focused on and the proposed solutions are summarized in the following subsections.

#### 1.1.1 Microgrid Architecture

**Challenge.** Microgrids are requested to be able to integrate all the heterogeneous energy resources that may be deployed to manage electricity more efficiently and with a reduced impact on the environment. Besides, microgrids should extend the operating ranges of traditional low-voltage grids, so as to increase the reliability in serving loads, in particular when faults affect the mains [7]. From this point of view, the possibility for the microgrid
of operating connected-to as well as islanded-from the mains, with seamless transitions between the two operating modes, is an extremely valuable feature for such kind of power systems.

**Contribution.** Proposal of a master/slave architecture to coordinate DERs in smart microgrids. The architecture is composed of two main elements: a voltage-driven utility interface converter and distributed energy gateways. The utility interface interfaces the microgrid with the mains, supervises the voltage at the point of connection of the microgrid, and embeds a centralized microgrid controller playing the role of *master control unit* for distributed resources; the energy gateways interface DERs to the microgrid, and embed local control units playing the role of *slave units*. Global control needs are managed centrally by the master controller, whereas local control needs are managed in a decentralized manner by the slave units. A control algorithm making use of conservative power terms is employed to ensure synergy among the two (i.e., local and global) control levels. The proposed architecture shows the advantages of enabling a low-voltage grid section to operate both grid connected and islanded, decoupling local and global control objectives, and posing small communication requirements.

### 1.1.2 Current Controllers for Grid-Tied Converters

**Challenge.** According to grid connection standards, the currents generated by grid-tied converters should follow given references with high accuracy, without being affected by voltage disturbances and, possibly, uncertainties in the grid model. In addition, in applications concerning voltage-driven inverters, typically referred to, for example, in droop-controlled power electronics systems, prompt current controllers can improve the dynamic response in sustaining fast load transients and compensating harmonic currents and, in addition, protect the converter from dangerous overload conditions.

**Contribution.** Proposal of a couple of high performance current controllers for grid-tied converters. Both the current controllers exploit oversampling to enhance control capability in terms of small- and large- signal responses. The first controller is a fully digital,
non-linear, wide bandwidth current controller that mimics an analog hysteresis current controller, but does not employ analog comparators, digital to analog converters, or any other analog signal pre- or post-processing circuitry. Indeed, it fully virtualizes the hysteresis controllers operation and drives the power converter at almost constant switching frequency. It offers the same excellent dynamic performance of the analog hysteresis controller and, at the same time, solves most of the related problems. The second controller is a digital dead-beat current controller. The controller updates, with negligible computation delay, the duty-cycle twice in a switching period, so that the error in tracking the reference current is nulled in half a modulation period, maximizing the controllers small-signal bandwidth. The devised controller includes a transient detection circuit to enhance the large-signal response. Thanks to the high performance shown by both the proposed solutions, these controllers can be employed directly as current controllers for current-driven converters or as inner current controllers for voltage-driven converters to achieve superior quality in generating currents or voltages.

1.1.3 Control Algorithm for DERs Interfacing Converters

**Challenge.** During grid connected operation, a deterministic power exchange with consumers is highly desirable from the point of view of utilities, which can exploit this knowledge to plan optimized modes of operation. Smart microgrids can exert this feature by making use of their available energy resources (e.g., controllable generators, storage). In particular, distributed resources, potentially, can be coordinated according to their state to attain a particular power profile previously negotiated with the DSO; this flexibility provided by the microgrid by means of a proper control system may be rewarded by the DSO. Further, the possibility of regulating the power exchange at microgrid PCC by adopting architectures analogous to the one in Sec. 1.1.1 is a critical aspect during islanded operation, in particular, to control the energy status of the voltage-driven converter connected at the PCC.

**Contribution.** Proposal of a master/slave control algorithm to regulate the power exchange at microgrid’s PCC by properly driving DERs according to their power ratings and
1.1. Investigated Aspects and Contribution

power availability. The power availability is measured by means of a set of power quantities that are modulated individually by each DER according to their status and local needs. Power needs within the microgrid are estimated without involving any communication with passive nodes (i.e., loads), but only making use of the information provided by distributed resources and the measured power absorption at the PCC. On the basis of that principle, the control algorithm is devised to exploit the available resources in a fair way in both grid connected and islanded operation, with a regulation capability that suitably fulfills the requirements in the two modes of operation.

1.1.4 Control of Voltage Profiles

Challenge. As the adoption of renewables increases, specific technical challenges linked to hosting capacity limitations of low-voltage networks become more intense; the alteration of voltage profiles along distribution lines is a relevant issue from this standpoint. Beyond the obvious solution of upgrading the distribution infrastructure (grid reinforcement), control techniques based on on-load tap changers (OLTC), reactive power control, and active power curtailment have been investigated in the literature to tackle this issue. Techniques based on OLTCs can effectively adjust the voltage at the point of connection of the feeder, according to specific requirements on voltage profiles, but are penalized by wearing of components and limited flexibility in regulating the voltages along the grid, especially for those nodes that are far from the OLTC. Appealing solutions may be found by exploiting the available apparent power capacity of the electronic power processors interfacing DERs to the grid. Unlike in medium-voltage or high-voltage networks, voltage magnitudes in low-voltage networks are mainly affected by active power flows, due to the typically high $R/X$ ratios, making provisions based on reactive power control less effective.

Contribution. Proposal of a dynamic overvoltage control technique for low-voltage microgrids integrated within the master/slave framework mentioned above (see Sec. 1.1.1 and Sec. 1.1.3). During normal operating conditions, a centralized controller shares the microgrid power needs among DERs in proportion to their local power availability, whereas, during overvoltage operating conditions, DERs are locally controlled so as to limit their
CHAPTER 1. INTRODUCTION

active power injection and maintain node voltages within nominal ranges. When integrated to Sec. 1.1.3, the control of the power flow (taking place centrally, at microgrid PCC) and the local overvoltage control (performed distributively, at each DER) cooperate so that both the power flow at microgrid PCC and the voltage magnitudes at the point of connection of DERs can be simultaneously regulated. This technique unavoidably causes a certain reduction in the total power injection. However, this drawback can be eliminated by integrating storage devices at specific critical nodes. The approach shows advantages in its simplicity, flexibility to accommodate local operational constraints, and limited needs in terms of computation and communication resources. It is more efficient than reducing DER installations, controlling OLTC, or commanding cut-offs of the PV systems during peak production.

1.2 Dissertation Outline

The dissertation consists of nine chapters (see Fig. 1-4). The current chapter, Ch. 1, introduces the considered research topic, highlighting the main aspects on which the research activity reported herein is focused. The next two chapters, Ch. 2 and Ch. 3, together, represent the basis on which the central part of the dissertation develops; Ch. 2 provides a more in-depth overview of some of the most important issues in microgrid control, from the perspective of power electronics, while Ch. 3 describes the methodology applied to develop and experimentally validate each proposed solution of the following chapters. Ch. 4 retraces the studies that brought to the development of the techniques discussed in the central chapters of the dissertation; this chapter reports the main general results and discusses the advantages and drawbacks of possible control actions suggested by theoretical considerations. Eventually, it is shown how the conservative power theory [8] can be applied to attain a general technique to coordinate the operation of geographically distributed power sources. Ch. 5 to Ch. 7 describe the proposed solutions to the control of electronic power converters interfacing renewable sources for low-voltage microgrids. In particular, Ch. 5 describes the master/slave architecture proposed for resource integration and coordination. The elements composing the introduced architecture may take full advantage of the current controllers considered in Ch. 6. In this chapter, a couple of innovative, high performance,
fully digital current controllers for grid-tied converters are described, whose operation principle can, actually, be applied to DC-AC and DC-DC voltage source converters. Next, Ch. 7 presents a model-free control algorithm, called power-based control, suitable to be applied to the architecture described in Ch. 5. It is shown how, with a master/slave architecture integrating the power-based control, DERs can take part to microgrid control in an effective manner, so that the microgrid can be seen, from the utility, as an aggregated prosumer with extended power capacity and wide control functions while not neglecting local optimization needs. The proposed architecture and control system are validated experimentally in Ch. 8 which also describes the experimental setup employed for testing activities. Finally, Ch. 9 reports the conclusions drawn from the research work.
Define a microgrid architecture for resource integration and coordination

Chapter 6
Controllers for Distributed Energy Resources

Provide an overview on previous studies and results

Chapter 7
The Power-Based Control

Define a microgrid architecture for resource integration and coordination

Chapter 8
Test Case

Devise high-performance controllers for grid-tied converters

Chapter 9
Conclusions

Devise an algorithm for microgrid’s power needs regulation and resource coordination

Evaluate experimentally the devised architecture and control algorithms

Figure 1-4: Structure of the dissertation.
Chapter 2

Control in Smart Microgrids: State-of-the-Art

Microgrids are distributed, interconnected, interdependent, heterogeneous systems of systems that need to operate effectively and efficiently. The particular objectives of the interacting agents give rise to a number of control needs and control issues [9]. These can be summarized with the following principal themes:

- stable regulation of DC link voltage, output current, output voltage of distributed energy resources [10, 14, 14–20];

- harmonic damping and local/distributed harmonic compensation [21, 21–32];

- robust DERs synchronization with grid voltage [33, 34];

- reliable detection and management of islanding operation [35, 36];

- exploitation of energy storage systems [37, 41];

- power balancing and proper load sharing among distributed generators [38, 42, 48];

- local/distributed compensation of reactive power [28, 49–53];

- support of voltage profiles along feeders [44, 50, 54, 55];

- management of distribution network congestions [56, 57];
• adaptation to varying operating conditions (islanding/grid-connected operation) [58–63];

• load current balancing among phases [31, 43];

• reliable microgrid synchronization with the main grid voltage [64–66];

• regulation and scheduling of the power exchange at microgrid’s PCC.

Specific control hierarchies are usually referred to in the literature to cope with the complexity of the control scenario. For what concerns the widely known droop-based microgrids [67], their principle of operation is inspired by the behaviour of traditional electricity systems [68], for which the natural droop of the magnitude and frequency of the voltage produced by electric generators, varying according to generation/absorption conditions, allows a stable operation of multiple parallel-connected converters. According to this principle, higher level control algorithms making use of a communication infrastructure are needed to restore grid voltage parameters as soon as generation or consumption varies. Taking into account the need of i) coordinating load power sharing, ii) restoring the magnitude and frequency of voltages, and iii) managing the interactions with the main grid, the literature typically refers to the control hierarchy of Table 2.1 [69–72]. The zero-level control concerns the innermost control loops of grid-tied power devices, namely, the output current and voltage control loops (e.g., [10]). The primary control concerns the regulation of the electrical quantity (i.e., current or voltage, like in [73] or in [63], respectively) generated by the grid-tied power devices in terms of magnitude and phase/frequency; also, it concerns in sustaining the local grid voltage and obtaining a favorable power contribution of generators to microgrid’s needs (e.g., [74]). The secondary control is responsible of restoring grid voltage parameters (e.g., [75]) and resynchronizing the microgrid to the main grid in view of transitions to the grid-connected operation (e.g., [65]). Finally, the tertiary control, supervises the power flow with the main grid.

This description stems from the characteristic challenges of droop-based approaches, such that, to easily summarize the peculiarities of the three uppermost control levels, some authors associate the primary control to droop control, the secondary control to frequency
CHAPTER 2. CONTROL IN SMART MICROGRIDS: STATE-OF-THE-ART

and voltage restoration and resynchronization, and the tertiary control to power import and export at the connection with the mains [9]. This organization makes it difficult to describe management schemes (e.g., see [76, 77]) that may not directly reflect the hierarchy adopted for droop-based microgrids. Therefore, a slightly different hierarchy is considered herein to ease the description of generic microgrid architectures. The proposed hierarchization of control functions is done, instead of considering particular control needs (e.g., power sharing, voltage restoration, interaction with the mains), looking at the scope of control functions. So doing, herein, the zero-level control concerns the control of voltage and currents inside electronic power converters; the primary control is relevant to the behaviour of individual converters connected to a microgrid; the secondary control concerns the coordination of the set of resources that form the microgrid; finally, the tertiary control concerns the interaction among the microgrid and the main grid.

The next section defines the adopted hierarchy. The main solutions presented in the literature on microgrid control are overviewed in the remaining sections.

2.1 Control Hierarchy

The control hierarchy considered herein is composed of the four control layers that are described in the following.

- **Zero-level control**: comprises all the elemental control functions that electronic power converters (EPPs) managing power exchange with local resources (e.g., renewable source, energy storage device) have to perform [78, 79]. Essentially, there are two main control functions: current control and voltage control.

- **Primary control**: comprises control functions that can be exploited by employing only local information. The definition includes every control function that can be done locally, without inputs from the rest of the microgrid. Besides the functionalities that are necessary for microgrid operation, the primary control layer includes: compensation of reactive power and currents generated by local loads, management of local energy storage, support of local voltage if limits are exceeded, emergency
### 2.1. Control Hierarchy

**Table 2.1:** Typical control hierarchy for microgrids \([71, 80]\)

<table>
<thead>
<tr>
<th>Control Layer</th>
<th>Functionalities</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zero-level</td>
<td>– Control of output currents and voltages</td>
</tr>
<tr>
<td>Primary</td>
<td>– Current and voltage stability provision</td>
</tr>
<tr>
<td></td>
<td>– Frequency stability preserving</td>
</tr>
<tr>
<td></td>
<td>– Plug-and-play capability of DERs</td>
</tr>
<tr>
<td></td>
<td>– Circulating current avoidance among DGs</td>
</tr>
<tr>
<td></td>
<td>– Damping of electrical behaviors</td>
</tr>
<tr>
<td>Secondary</td>
<td>– Compensating voltage deviations caused by primary control functionalities</td>
</tr>
<tr>
<td></td>
<td>– Compensating frequency deviations caused by primary control functionalities</td>
</tr>
<tr>
<td></td>
<td>– Ensuring that electrical levels (specifically, frequency and magnitude of microgrid voltage) into the microgrid are within nominal ranges</td>
</tr>
<tr>
<td></td>
<td>– Providing synchronization with the mains for seamless transitions among the grid-connected and islanded operation</td>
</tr>
<tr>
<td>Tertiary</td>
<td>– Optimal operation in both the grid-connected and islanded modes of operation</td>
</tr>
<tr>
<td></td>
<td>– Power flow control in grid-tied mode</td>
</tr>
</tbody>
</table>
Table 2.2: Proposed control hierarchy for low-voltage microgrids [81]

<table>
<thead>
<tr>
<th>Control Layer</th>
<th>Functionalities</th>
</tr>
</thead>
</table>
| **Zero-level** | – Control of output currents and voltages  
|               | – Resonance damping |
| **Primary**   | – Management of local energy sources (e.g., smoothing of power profiles, control of ES device)  
|               | – Reactive and harmonic compensation of local loads  
|               | – Local voltage stabilization (e.g., overvoltage provisions)  
|               | – Current and voltage stability provision  
|               | – Damping of long-term electrical behaviors |
| **Secondary** | – Load power sharing  
|               | – Exploitation of DERs for microgrid needs  
|               | – Achieve general optimization objectives (e.g., minimization of losses, restore the magnitude and frequency of microgrid voltage)  
|               | – Ensuring that electrical levels (specifically, frequency and magnitude of grid voltage) of the microgrid are within nominal ranges  
|               | – Adaptation to particular operating conditions (e.g., grid-connected/islanded operation) |
| **Tertiary**  | – Power flow scheduling between microgrid and main grid  
|               | – Power flow control in grid-tied mode (including unbalance, reactive, and harmonic compensation)  
|               | – Fault and islanding detection and management at microgrid level  
|               | – Microgrid synchronization with the main grid |
2.2 Zero-level Control

Electronic power converters (EPPs) interfacing DERs to the grid are commonly controlled as current sources. Current controlled EPPs (CC-EPPs) present the main advantage of having a minimal impact on the impedance seen at the point of connection, which is beneficial to preserve the stability of the hosting electrical system. In addition, CC-EPPs present fast dynamic response and robustness against perturbations and parameter variations. The main disadvantages lie on the fact that the generated quantity by CC-EPP (i.e., output current) depends on a locally generated reference, which has to be properly shaped in order to fulfill network needs. Voltage controlled EPPs (VC-EPPs) are often considered in the literature, especially when droop-based networks are concerned. The advantages of controlling EPPs

supply to local loads in case of microgrid failure.

- **Secondary control:** comprises control functions that require additional information than those belonging to the primary control layer (e.g., measures from neighboring units). It includes every control function that may require a coordination among agents and that may be implemented to *improve* the global operation of the microgrid. Examples are: stabilization of voltage profiles, reduction of distribution and conversion losses, effective load power sharing among EPPs, prevention of potential instabilities caused by saturation of EPPs’ power limits or of storage devices.

- **Tertiary control:** comprises control functions involving a direct interaction of the microgrid with the main grid (e.g., the distribution system operator). Tertiary control is then committed to manage the interaction between microgrid and utility in grid-connected mode, ensure effective control of the power flow at the utility terminals and provide smooth transitions from grid-connected to islanded mode and *vice-versa.*

The control functions organized according to the hierarchy referred to in [71, 80] and the hierarchy considered herein are reported in Table 2.1 and Table 2.2, respectively. In the following the control techniques of the various control layers are classified and reviewed.
as voltage sources owe to the fact that, if properly synchronized, parallel connected VC-EPPs may naturally guarantee a controlled voltage at the point of connection, regardless of the presence of a stiff voltage source within the hosting electrical system. This implies an inherent capability of operating islanded from the main grid and an automatic ability to contribute to the needs of current within the electrical system. On the other hand, specific provisions are required to regulate, or, in case of multiple VC-EPPs, coordinate, the provided current contributions; indeed, the main issues of adopting VC-EPPs in microgrids stem from the intrinsic criticalities in operating voltage sources connected in parallel via small interconnection impedances (this falls in the scope of primary control).

The operation of grid-tied EPPs in microgrid applications presents various technical challenges. EPPs connected to microgrids are expected to operate reliably and contribute in improving the quality of electrical supply in an environment characterized by:

- transitory phenomena, occurring during transitions in operating modes (e.g., transitions to and from the islanded operation);
- intermittencies, introduced by abruptly varying inputs (e.g., discontinuous generation from renewables, connection of loads);
- widely varying system parameters, caused by the natural variability of the system structure (e.g., islanded operation versus grid-connected operation, connection of new resources);
- parameter uncertainty, due to the complexity and adaptability of the system;
- disturbances, caused by distorted voltage waveforms and circulating currents.

These issues are tackled in the literature in two ways, by devising new high performance control techniques and by devising optimum design methods. The most significant techniques and methods from the point of view of the following chapters are now described.

### 2.2.1 Linear Control

Linear controllers, specifically, the proportional integrative derivative (PID) and the proportional integrative (PI) compensators, have been the most popular controllers for many
2.2. Zero-level Control

years. By adopting the basic PI or PID implementations satisfactory performances and robustness to parameter variations can be obtained, on the other hand, they easily suffer of non-negligible steady-state errors. Solutions based on the internal model principle are commonly employed to reduce steady-state errors in AC applications. The internal model principle states that the tracking errors reduce asymptotically to zero if a model of the exogenous inputs is included in the control loop \[82\]. Accordingly, resonant or multiple-resonant and repetitive blocks are included in the regulator to minimize steady-state errors \[9, 28, 33, 83-89\].

Equation (2.1) represents a proportional-resonant (PR) regulator:

\[
G_{PR}(s) = k_p + \frac{k_i s}{s^2 + \omega_c s + \omega_0^2},
\]  

where \( k_p \) is the proportional gain, \( k_i \) the resonant gain term, \( \omega_c \) is the resonant bandwidth, and \( \omega_0 \) the resonant frequency \[9, 28, 33\]. Analogously, the multiple resonant version of the filter is:

\[
G_{PMR}(s) = k_p + \sum_{h=1,3,...} \frac{k_{i,h} s}{s^2 + \omega_{c,h} s + \omega_{0,h}^2}.
\]  

For what concerns resonant filters, that is, those filters including a virtually infinite number of resonances, different implementation techniques are discussed in the literature \[84, 85, 88, 89\]. Recently, the resonant filter reported in Fig 2-1 has been successfully employed to enhance steady-state performances of \( H^\infty \) controllers \[82, 84, 86, 90, 91\]. It can be derived considering a unity gain amplifier with a positive feedback block constituted of a delay (i.e., \( e^{-sT_r} \)):

\[
G_R(s) = \frac{1}{1 - e^{-sT_r}}.
\]  

The filter \( G_R \) presents a series of poles with resonant frequencies \( w_k = k\omega_r = k/T_r, k \in \mathbb{N} \). With the purpose of not altering the frequency band concerning the stability of the final system, a low pass filter [i.e., \( 1/(1 + s\tau_p) \)] is introduced. Besides the beneficial damping effect given at high frequency, the low pass filter slightly affects the value of the resonant

\footnote{For example, if a 1/s block is suitably included in the control loop of a system, then it shows zero asymptotic tracking error to a constant input signal; if 1/s^2 is included, zero asymptotic error is achieved for ramp signals.}
frequencies. The correction term $-\tau_p$ of Fig. 2-1 is added to the time delay $T_d$ to compensate this effect [84].

Even though effectively reducing to zero unwanted steady-state errors, these approaches are affected by some drawbacks correlated to the learning time of the internal models. Notably, resonant internal models present response dynamics lasting at least one cycle of the target frequency, which, consequently, cannot improve transient performances; instead, they can trigger unwanted oscillations in case of temporary perturbations. In addition, the effectiveness of the technique clearly depends on an adequate tuning of filter parameters (namely, the frequency of resonances), which may further increase the complexity of the final behavior and implementation. For these reasons in the following (specifically, in Ch. 6) the interest is focused on intrinsically fast controllers, especially for the inner control loops of EPPs.

**Design Methods.** Design methods from the optimal and robust control theory have been investigated for grid-tied converters. When the controlled plant is described by a set of
linear differential equations and performance is measured by a quadratic cost function, the
design of a linear-quadratic regulator (LQR) provides the optimum control law. In this way
a multivariable proportional regulator that considers all system variables can be obtained.
Steady-state errors can be cancelled by adding the integrals of state variables in the model
of the system. This approach is adopted in [92] to simultaneously regulate dc-link volt-
age, power factor, and dc-link neutral-point voltage balance of a three-level neutral-point-
clamped voltage source inverter (VSI). If measured variables are highly affected by noise or
some states of an observable system cannot be conveniently measured, then a Kalman filter
can be combined with the LQR, obtaining in this way a linear-quadratic-gaussian (LQG)
controller [93]. This approach is applied in [15] to design the controller of a grid-tied VSI
with $LCL$ output filter, under the assumptions of measurements highly affected by noise
and small uncertainties in the plant description. Another approach employed to synthesize
optimum controllers is the $H^\infty$ method, which allows to find a stabilizing regulator featur-
ing a defined degree of robustness against disturbances. The design process gives an opti-
um regulator, which is typically simplified in the PI or PID structure for implementation
convenience. The advantages of the $H^\infty$ method are often obtained by sacrificing speed of
response and tracking accuracy. A method to overcome the issue on tracking accuracy is
by adopting the internal model principle, as done, for example, in [84]. The application of
$H^\infty$ control to power converters for renewable energy and smart grid integration has been
widely investigated by Zhong et al., the results of the research are described in [82].

2.2.2 Predictive Control

The predictive control is generally a non-linear control approach that exploits the infor-
mation available about the controlled plant to predict the values control variables have to
assume to track, as best as possible, the given input references. In practice, the model of
the controlled system is used to select, on the basis of a specific optimization criterion, the
most suitable control action to achieve optimum reference tracking in the given operating
condition.

Actually, predictive control comprises a family of different approaches [94]: dead-beat,
Figure 2-3: Predictive control of a three-phase active filter adapted from [101].

hysteresis-based predictive control, trajectory-based predictive control, model predictive control. Among these, the dead-beat technique [20, 95–97] has been successfully employed in the control of active filters and drives for nearly four decades, while the model predictive control technique [98–101] is recently attracting significant interest thanks to its effectiveness and the availability of low cost, reliable, high performance computing platforms that allow its use to a broader range of applications, including the field of industrial and consumer power electronics [102]. A representative application example of the model predictive control to an active power filter for renewable power generation systems is presented in [101]. The general idea is represented in Fig. 2-3 for each state of the four-leg inverter, the predictive model block estimates the output current value \( i_{OUT}^{k+1} \) at the next sampling period, then the cost function optimization block chooses the state of the four-leg inverter that produces the minimum distance between the reference current \( i_{OUT}^* \) and the estimated current \( i_{OUT}^{k+1} \) with respect to a particular cost function \( (g^{k+1}) \).

For what concerns the dead-beat control, the control target is to make zero the control error in a predefined number of control steps. This is done by computing the needed control actions on the basis of the state and the model of the plant [103]. Model predictive controllers [98] differs from dead-beat controllers for having the more generic target of minimizing a cost function over a finite prediction horizon. The controller predicts the plant states that would be assumed with the application of a set of possible input values. The prediction is done using a model of the controlled plant initialized with the latest measured, or estimated, state variable values. Finally, a constrained minimization method computes the optimum sequence of input values, of which only the first element is eventually actuated.
The definition of proper cost functions is a critical aspect for which there is still a lack of accepted methodology [104].

The family of predictive controllers are characterized by good regulation performances, the capability of easily handling non-linearities of the controlled system, and the possibility of taking into account multiple control objectives. On the other hand, accurate modeling of the plant and knowledge of system parameters are necessary, especially for dead-beat controllers. To this purpose on-line parameter estimation techniques [105,106] (i.e., self-tuning) may be included in the implementation, which, though, increase controller complexity.

2.2.3 Hysteresis Control

Hysteresis control is a non-linear control approach whose operation principle is to maintain the difference ($\epsilon_x$) of the controlled variable with its reference within a defined range of values $[\beta^-, \beta^+]$, called the hysteresis band, by driving the system with control signals making the controlled variable to increase as soon as $\epsilon_x \leq \beta^-$ and to decrease as soon as $\epsilon_x \geq \beta^+$. Fig. 2-4 represents the principle of operation of hysteresis controllers, Fig. 2-5 defines the relevant control quantities.

Hysteresis control is characterized by a couple of very valuable features, namely, the unconditional stability and the capability of achieving the maximum—hardware allowed—speed of response in the presence of large-signal perturbations of converter’s operating conditions. In the control of VSIs, these features come with the drawback of a switching frequency that is dependent on input and output voltages and on variations of reference signals. This leads to various negative effects, such as poor filter performance, possible excitation of resonances, and audible noise. Extensive research aiming at achieving constant switching frequency is reported in the literature. The first fundamental contributions to this topic were given by Malesani, Tenti et al. [107,109] and by Holmes, Yao et al. [110,111].

Besides a continuous activity on improving the frequency stability of hysteresis controllers, a significant research effort has been recently dedicated to the transition to fully digital implementations, not requiring, for example, analog comparators nor digital-to-
CHAPTER 2. CONTROL IN SMART MICROGRIDS: STATE-OF-THE-ART

2.3 Primary Control

Primary control provides the inputs to the zero-level control on the basis of the internal state of the EPP and the measured or estimated state of the microgrid. The primary control determines how DERs tend to contribute to microgrid operation in terms of delivered power, response to non-ideal grid conditions, response to anomalous grid conditions. These aspects are considered in this section. The possible behaviours of EPPs interfacing DERs are first generically described according to what reported in the literature, then more specific controllers aiming at improving the quality of the power delivered at the point of connection are discussed.

analog converters, but only an analog-to-digital converter [112, 113]. The advantages brought by fully digital implementations include the elimination of all typical analog circuit undesired effects (e.g., thermal drifts, offsets, noise sensitivity) and a considerable simplification of the circuit design and tuning.

Figure 2-4: Scheme of a hysteresis controller.

Figure 2-5: Variables of the hysteresis controller.
2.3.1 Converters Behaviour

The three classes of converters behaviour referred to in literature, that is, the grid-forming, grid-feeding, and grid-supporting behaviours [9][114], are described in the following paragraphs.

Grid-Forming Converters

Grid-forming converters are controlled as ideal voltage sources with a typically sinusoidal reference voltage of amplitude \( E^* \) and frequency \( \omega^* \). Grid-forming converters are usually employed in stand alone applications to define the voltage of an isolated power system or in UPS applications [20][87][115]. Multiple grid-forming converters may also be employed connected in parallel. In [46] multiple voltage controlled sources receiving a common voltage reference are connected in parallel to constitute a power system with UPS features. Parallelism control circuits, which resemble the behaviour of virtual output impedances, are added to attenuate the negative effects (e.g., circulating currents) caused by non-idealities and improve the current sharing between the converters. Though, due to the very small output impedances, parallel connections of multiple grid-forming converters are usually avoided. Indeed, any mismatch in voltage references or inaccuracy in converter control and hardware may lead to unacceptable behaviours in terms of circulating currents.

Grid-Feeding Converters

Grid-feeding converters are controlled as ideal current sources, operating with a reference current corresponding to a given power reference \( (P^*, Q^*) \). Their control scheme is not meant to cause, intentionally, particular modifications to the voltage at the point of connection of the converter, therefore, grid-feeding converters can be safely connected in parallel to any stiff grid-voltage source without causing stability problems. Besides the traditional application in the connection of energy resources to the distribution grid, the combination of grid-feeding with grid-forming converters can be found in UPS power systems [116] and microgrid applications [117].

The resources connected—directly, or via a DC-DC converter—at the DC-link of a
converter can be renewable sources (e.g., PV source) or energy storage devices. For what concerns the active power reference generation ($P^*$), in the former case, it is done on the basis of the local active power production, which is driven by a maximum power point tracking (MPPT) algorithm; for the latter case, instead, various management approaches are proposed in the literature to optimize specific performance figures by exploiting the control flexibility brought by local energy storage. In both cases particular grid conditions may require limitations on the maximum active power injection form grid-connected converters. The definition of the reactive power reference ($Q^*$) is done referring to relevant grid codes (e.g., [118]), which commonly expect a reactive power generation that increases in proportion to the voltage deviation form the nominal grid voltage. The same concept is applied in more advanced control techniques in order to limit voltage variations in case of anomalous voltage conditions, these include reactive power absorption when grid voltage amplitudes transcend upper voltage limits; an example can be found in [119], where the Thevenin equivalent computed at the point of connection of the renewable source is employed to regulate the reactive power injection in case of overvoltage conditions.

### Grid-Supporting Converters

Grid-supporting converters can be controlled as ideal current sources or ideal voltage sources, with references that are meant to contribute in sustaining the voltage at the point of connection. The behaviour is inspired by the self-regulation capability of synchronous generators, for which the delivered active power increases as grid frequency decreases, and the delivered reactive power increases as grid voltage magnitude decreases [120]. This behaviour, which appears favorable at least to improve voltage stability, is commonly recommended in grid connection standards [73, 118], and inspired several authors in the development of local converter controllers with capabilities that resembles those of synchronous generators [66, 121, 122].

A significant study on current controlled grid-supporting converters applied to micro-grids is reported in [123–125], which propose to exploit the intrinsic droop characteristics

---

27

---

2 Indeed, further investigations on the effects of grid supporting functionalities are needed, like shown, for example, in [35] on the issue of unintentional islanding operation.
of resonant current controllers to sustain the grid voltage of islanded microgrids. In particular, it is shown that the physiologic deviation of the grid voltage frequency observable with a mismatch between generation and absorption causes resonant current regulators to introduce errors in the injected current that leads the phase angle of the injected current to match those of the current absorbed by loads. A voltage amplitude regulation and a power sharing approach based on local measurements are also developed. Instead, the effect of distorting loads on grid voltage quality is not discussed.

Despite of the fact that current controlled voltage-supporting converters may provide a valuable contribution in voltage regulation, the instantaneous output voltage at their output terminals is not regulated, making the use of current controlled grid-supporting converters alone delicate for the islanded operation. On the other hand, voltage controlled grid-supporting converters are capable to maintain a suitable quality of the grid voltage, and, therefore, can autonomously operate in islanded sub-grids. Because of that, the voltage controlled version is more popular in the literature [9], commonly constituting the elemental building block of droop controlled microgrids.

To explain, in general, the operating principle of grid-supporting converters, the circuit shown in Fig. 2-6 is now considered. At first, let’s highlight how the power delivered by a voltage controlled source depends on other system parameters.

The complex power $\hat{S} := P + jQ$ delivered by source $E$ to source $V_0$ is equal to:

$$\hat{S} = \hat{V}_0 \cdot \hat{I}_0^* = V_0 \cdot \left( \frac{E e^{j\delta} - V_0}{Ze^{j\theta}} \right)^*,$$  \hspace{1cm} (2.4)

by evaluating (2.4), the active power $P$ and reactive power $Q$ are then obtained as:

$$P = \left( \frac{V_0 E}{Z} \cos \delta - \frac{V_0^2}{Z} \right) \cos \theta + \frac{V_0 E}{Z} \sin \delta \sin \theta,$$  \hspace{1cm} (2.5)

$$Q = \left( \frac{V_0 E}{Z} \cos \delta - \frac{V_0^2}{Z} \right) \sin \theta - \frac{V_0 E}{Z} \sin \delta \cos \theta.$$  \hspace{1cm} (2.6)
Equations (2.5) and (2.6) can be written in matrix form as:

\[
\begin{bmatrix}
P \\
Q
\end{bmatrix} = 
\begin{bmatrix}
\sin \theta & \cos \theta \\
-\cos \theta & \sin \theta
\end{bmatrix}
\begin{bmatrix}
\frac{V_0 E}{Z} \sin \delta \\
\frac{V_0 E}{Z} \cos \delta - \frac{V_0^2}{Z}
\end{bmatrix},
\]

(2.7)

from which it is possible to define:

\[
S = \begin{bmatrix}
P \\
Q
\end{bmatrix}, \quad T = \begin{bmatrix}
\sin \theta & \cos \theta \\
-\cos \theta & \sin \theta
\end{bmatrix}, \quad S' = \begin{bmatrix}
P' \\
Q'
\end{bmatrix} = \begin{bmatrix}
\frac{V_0 E}{Z} \sin \delta \\
\frac{V_0 (E \cos \delta - V_0)}{Z}
\end{bmatrix}.
\]

(2.8)

Equation (2.7) describes how the power delivered by the source depends on the equivalent line impedance and the difference in voltage magnitude and phase shift of the sources’ output voltages.

In actual distribution networks only small phase shifts among generators occur, so that the approximation \(\sin \delta \simeq \delta\) and \(\cos \delta \simeq 1\) may be employed. Then, considering the network parameter \(Z e^{i\theta}\), the following significant cases can be distinguished.

- **Resistive networks**, or, more generally, when it is possible to assume \(\theta = 0\), active and reactive power terms result:

\[
P = \frac{V_0}{Z} (E - V_0),
\]

\[
Q = -\frac{V_0 E}{Z} \delta,
\]

(2.9) (2.10)

which shows that in networks that are predominantly resistive (i.e., high \(R/X\) grids), active and reactive power contributions can be regulated by adjusting, respectively, the magnitude and the phase of the reference output voltage of grid-supporting converters. Also, the control actions are, in a first order approximation, decoupled.
this case, the basic droop law to be employed to provide a stabilizing effect on the
operation of grid-supporting converters is:

\[ V_{\text{ref}} = E \sin(\omega t) \quad \text{with:} \quad \begin{cases} E = E_{\text{rated}} - k_n P \\ \omega = \omega_{\text{rated}} + k_m Q \end{cases} , \quad (2.11) \]

- **Inductive networks**, or, more generally, when it is possible to assume \( \theta = \pi/2 \), active
and reactive power terms result:

\[ P = \frac{V_0 E}{Z} \delta , \quad (2.12) \]
\[ Q = \frac{V_0}{Z} (E - V_0) , \quad (2.13) \]

which shows that in networks that are predominantly inductive (i.e., low \( R/X \) grids),
active and reactive power contributions can be regulated by adjusting, respectively,
the phase and the magnitude of the reference output voltage of grid-supporting con-
verters. As observed in the previous case, the control actions are, in a first order
approximation, decoupled. In this case, the droop law to be employed is:

\[ V_{\text{ref}} = E \sin(\omega t) \quad \text{with:} \quad \begin{cases} E = E_{\text{rated}} - k_n P \\ \omega = \omega_{\text{rated}} - k_m Q \end{cases} , \quad (2.14) \]

Equations (2.11) and (2.14) represent the fundamental relations on which the conventional
droop control of voltage controlled grid-supporting converters is based.

For the generic case in which neither of the two main behaviours (i.e., resistive or induct-
ive) dominates, an approach taking into account the effect of generic output impedances
is presented, for example, in [42]. The transformation (2.7) is directly applied to map,
via \( T^{-1} \), the delivered output power \((P, Q)\) in a space where the transformed components
\((P', Q')\) can still be controlled by employing (2.14). This principle constitutes the basis
of droop control strategies [42,63,126]. Clearly, applying \( T^{-1} \) to decouple the control actions
requires the adoption of proper tools to estimate parameter \( \theta \) (e.g., [127,128]), which may
increase the overall implementation complexity. Other approaches propose to compensate the lack of knowledge on grid parameters by adding virtual impedances to the voltage control loop of voltage controlled grid-supporting converters [69, 129]. Virtual output impedances are also employed in [130] to improve harmonic current sharing among converters, though, it can result in higher voltage distortion in case of islanded operation. Recently, by allowing communication among converters, or with a centralized controller, strategies that further improve the reactive and harmonic power sharing performances of droop controlled systems have been proposed, like, for example, those described in [28, 65]. These are discussed further in Sec. 2.4.

### 2.3.2 Controllers for Enhanced Power Quality

The proliferation of non-linear loads and grid-interface converters in low-voltage grids has risen some concerns on the quality of the power delivered to converters. The absorption of distorted currents by non-linear loads has detrimental effects on grid voltage quality [131–133], in particular in case of weak grids (i.e., in grids with non-negligible connection impedances), such that grid connection standards define stringent limitations for harmonic current injections (see, e.g., Table 2.3 [134]). In addition, to limit switching noise injection and attenuate the generated electromagnetic interferences [135] DER-interfacing converters are equipped with $LC$ or $LCL$ output filters that, on the other hand, may trigger resonances with other components of the grid (e.g., line inductances, passive compensators), as shown in [136]. Research papers recently published on these issues—to be more specific, the former issue concerning harmonic compensation, the latter concerning harmonic damping—show that the interfaces of DERs based on power electronics converters, indeed, may help to improve both the aspects (see, e.g., [137]).

Recent research contributions are based on the harmonic voltage detection technique, which was firstly explored by Akagi et al. to damp power system resonances, prevent harmonic propagation, and contribute in providing locally the harmonic currents needed by the loads [138]. Notably, the focus is here on investigating the application of such method to manage harmonic issues in low-voltage distribution grids or in power electronics based
2.3. Primary Control

Table 2.3: Harmonic current distortion limits for systems rated 120 V through 69 kV

<table>
<thead>
<tr>
<th>Individual harmonic order (odd)</th>
<th>Maximum current THD</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt; 11</td>
<td>4.0</td>
</tr>
<tr>
<td>11-16</td>
<td>2.0</td>
</tr>
<tr>
<td>17-22</td>
<td>1.5</td>
</tr>
<tr>
<td>23-34</td>
<td>0.6</td>
</tr>
<tr>
<td>35-50</td>
<td>0.3</td>
</tr>
<tr>
<td>TDD</td>
<td>5.0</td>
</tr>
</tbody>
</table>

(a) Even harmonics are limited to 25% of the odd harmonic limits above.

power systems. Representative examples that deserve to be reported can be found in [137], where the integration of such methods in DG-interfacing converters (e.g., PV converters) to compensate harmonic currents in low-voltage grids is evaluated; and in [29], where an active damper aiming at stabilizing power electronics based AC systems is studied, the Middlebrook stability criterion [139] is adopted for stability assessment.

Further details on harmonic provisions for EPPs interfacing DERs are discussed in the following. Control schemes based on voltage control, current control, and hybrid voltage and current control are discussed individually.

Current Control Based

Fig. 2-7 represents the control scheme for harmonic compensation in a current controlled converter. The converter can be controlled to attain one of the following objectives:

- compensation of the harmonics contained in the line current $i_G$;
- compensation of the harmonics contained in the local load current $i_{LL}$;
- compensation of the harmonic currents distorting the local voltage $v_{PCC}$.

To the purpose, compensator $G_C$ can be employed to tightly control or to simply damp the dynamics of the inductor current $i_L$. The grid current compensator $G_{grid}^C$ aims at controlling the line current $i_G$. In [27], a proportional gain constitutes compensator $G_C$, and a proportional controller with multiple resonances constitutes the grid current controller $G_{grid}^C$. $G_{grid}^C$ presents a resonance at grid frequency, which allows to regulate the power exchanged with the main grid, and a series of resonances at the odd multiples of the grid frequency (e.g., 3-rd, 5-th, 7-th) to regulate the corresponding harmonics. The reference
for the fundamental current $i_{G,f}$ may be built by using the parallel and orthogonal components given by a synchronization block (e.g., a PLL) to regulate the output power flow to match references $P^*$ and $Q^*$. On the other hand, harmonic compensation depends on how current reference $i^*_{G,h}$ is defined. In [27] three possibilities are contemplated, which are also reported in Fig. 2-7, namely:

- $i^*_{G,h}$ equal to zero. This makes the grid current $i_G$ injected by the power converter ideally free of harmonic components, as recommended by grid connection standards [134].

- $i^*_{G,h}$ derived from the measured local load current $i_{LL}$ with an harmonic extraction block ($H_D$). This allows to cancel, in steady-state, the harmonic currents generated by the local load $i_{LL}$.

- $i^*_{G,h}$ derived from the measured PCC voltage $v_{PCC}$ with an harmonic extraction block ($H_D$) and the multiplication with $-1/R_V$. In this case, the converter emulates a virtual resistance of value $R_V$ for the selected harmonics, allowing to eliminate (or at least reduce), in steady-state, the distortion that would affect the PCC voltage due to the distorted current absorption from the local load ($i_{LL}$) and the other grid-connected non-linear loads ($i_{ML}$). This has a double beneficial effect, firstly it allows to damp resonances due to the interactions between the reactive elements of the electrical infrastructure (e.g., line impedances) and other devices connected to the grid (e.g., capacitor banks, or employed for reactive power compensation); secondly, it reduces the equivalent output impedance of the converter, making it to naturally provide the harmonic currents required by non-linear loads, which, therefore, will not propagate to the main grid.

**Voltage Control Based**

Fig. 2-8 represents the control scheme for harmonic compensation in a *voltage controlled* converter. The converter can be controlled to attain one of the following objectives:

- compensation of the harmonics contained in the line current $i_G$;
2.3. Primary Control

- compensation of the harmonic currents distorting the local voltage $v_{PCC}$.

To the purpose, compensator $G_C$ can be employed to tightly control or to simply damp the dynamics of the inductor current $i_L$. The output voltage compensator $G_V$ aims at controlling the generated voltage $v_C$. In [140], a proportional gain constitutes compensator $G_C$, and a proportional controller with multiple resonances constitutes the voltage controller $G_V$. $G_V$ presents a resonance at grid frequency, which allows to regulate the power exchanged with the main grid, and a series of resonances at the odd multiples of the grid frequency (e.g., 3-rd, 5-th, 7-th) to regulate the corresponding harmonics. The reference for the fundamental voltage $v_{G,f}$ is computed according to the operation principle of grid-supporting converters, discussed in Sec. 2.3.1. The contribution on harmonic compensation depends on how voltage reference $v_{C,h}^*$ is defined. In [140] the harmonic term $v_{C,h}^*$ is derived from the measured PCC voltage, constituting the harmonic voltage control loop that involves the block $\tau H_D$ in Fig. 2-8, which allows to modify the converter output impedance $Z_{out}$ to $Z_{out}/(1 + \tau)$. The control scheme foresees three possibilities:

- $\tau > 0$, which further reduces the equivalent output impedance of the power converter, improving the quality of the voltage waveform.

- $-1 < \tau < 0$, which increases the equivalent output impedance of the power converter. This tends to reduce the output voltage quality if load currents $i_{LL}$ or $i_{ML}$ are distorted, though, it attenuates the harmonic current at the output of the voltage controlled converter (e.g., to comply with grid connection standards) and reduces harmonic current circulation among voltage controlled converters.

- $\tau$ equal to zero. With respect to the previous cases, this corresponds to an intermediate situation in which the converter behaves as a conventional grid-supporting converter. In this case the harmonic load current is shared between the converter and the grid in inverse proportion of the connection impedances.

It is possible to observe that the advantage of having the control of the voltage at the output of the converter is traded off with flexibility and effectiveness in harmonic-damping / harmonic-compensation with respect to the CCM case.
Hybrid Voltage/Current Control

Fig. [2-9] represents the control scheme for harmonic compensation based on the hybrid voltage and current control scheme proposed in [16][21]. The control scheme combines the advantages of CCM and VCM that are described above, notably, the control of the harmonic currents and the control of the grid voltage fundamental component. Harmonic compensation control is able to attain one of the following objectives:

- compensation of the harmonics contained in the line current $i_G$;

- compensation of the harmonic currents generated by the local load $i_{MG}$;

- compensation of the harmonic currents distorting the local voltage $v_{PCC}$.

While, the control of the fundamental grid voltage component is employed to control the output power flow and enables the operation islanded from the main grid.

This control scheme is presented in [16]. The compensator $G_C$ is a simple proportional gain used to damp the dynamics of the inductor current $i_L$, the grid current compensator $G_{grid}^C$ aims at controlling the harmonic content of the line current $i_G$ and is implemented with a resonant filter with multiple resonances and a small proportional gain, the grid voltage compensator $G_V$ aims at regulating the output voltage fundamental component and is implemented with a single-resonance filter. $G_{grid}^C$ presents resonances only at the odd multiples of the grid frequency (e.g., 3-rd, 5-th, 7-th), limiting its effect to the harmonics of the fundamental quantities; whereas $G_V$ is tuned at the grid voltage fundamental frequency, with the purpose of regulating the power exchanged with the main grid. The reference for the fundamental voltage $v_{G,f}$ is computed according to the operation principle of grid-supporting converters, discussed in Sec. [2.3.1]. On the other hand, the behaviour form the point of view of harmonic compensation depends on how current reference $i_{G,h}^*$ is defined, which can be set as described in the previous case, relevant to the CCM scheme.
2.3. Primary Control

Figure 2-7: Harmonic compensation scheme for current controlled converters.

Figure 2-8: Harmonic compensation scheme for voltage controlled converters.

Figure 2-9: Harmonic compensation scheme for a hybrid voltage and current controlled converters.
2.4 Secondary Control

Secondary control concerns the operation of multiple interconnected DGs. It provides the inputs to the primary control on the basis of generation and loading conditions to allow a stable operation of DGs and loads. This can be achieved by properly assigning tasks to DGs and defining how these contribute to the needs of the microgrid. In this section these aspects are presented in two subsections. The first describes the principal ways parallel connected converters can be organized to obtain systems able to supply loads effectively. The second subsection reports some of the approaches proposed in the literature to define power references to DGs in order to fulfill power needs in an optimized fashion.

2.4.1 Operation of Parallel Connected Converters

The coordination of multiple parallel connected converters to effectively supply load’s needs can be achieved in different ways. The most popular techniques are described in the following. A systematic review on the subject can be found in [76, 77, 141].

Centralized Control

In the centralized control approach distributed converters are controlled as current sources with a reference current set by a centralized controller. The centralized controller knows the total load current absorbed by loads and shares this current, by a feedforward loop, to the distributed converters. An outer feedback loop measures the voltage across the load and compensates, in steady-state, for uncertainties of the model (e.g., faults of some distributed converters). This approach can achieve an accurate power sharing among converters and shows a moderate degree of robustness with respect to failures affecting some decentralized converters. Among the drawbacks, the need of high-speed, low-noise communication channels to support measurement and reference exchange and the presence of the single point of failure constituted by the centralized controller. An enhanced variant is the one proposed in [48] for islanded microgrids. By means of frequency partitioning, the control is partitioned between a low-bandwidth controller that is placed centrally and supplies part of the reference current to the converters and high-bandwidth controllers distributed lo-
2.4. Secondary Control

cally to each converter. With this approach, the set of converters behaves as a single, large converter with a full bandwidth controller, while the communication channel can present limited bandwidth.

Master/Slave Control

In the master/slave approach one voltage-driven converter behaves as control master and the other converters are current-driven and behave as control slaves. Slave units embed the functionalities to define their output power, so that the master unit has only to guide the behaviour of slave units and provide transient currents. The fundamental operation of such control organization with a pre-defined sharing criterion was firstly described in [142] for stand alone power systems; in [116] an enhanced version of the approach is proposed, where communication requirements are lessened by communicating to slave units only the average (RMS) value of reference currents. As described, these particular master/slave approaches require relatively high-speed, low-noise communication channels to operate properly.

Average Load Sharing

In the average load sharing approach all the converters are voltage-driven, and communication channels are employed to provide synchronization (via a synchronization bus) and load power sharing (via a power-sharing bus) [143, 144]. To that purpose each converter communicates, through the power-sharing bus, its output current and receives as response the average power delivered by all the converters. This approach brings redundancy, due to the non-centralized structure and the operation of multiple voltage-driven converters; on the other hand, it requires dedicated communication buses for synchronization, and active and reactive power sharing. Approaches aiming at reducing communication busses have been investigated as well; in [46], for example, only the synchronization bus is used to synchronize the voltage-driven converters, while a parallelism control loop, embedded in the control structure of each converter, adjusts the generated voltage to ensure equal power sharing.
Droop-Based Control

According to [77], the droop method is based on a well-known concept in large-scale power systems, which consists of drooping the frequency of the AC generator when its output power increases. In the case of parallel-connected UPS inverters, the active and reactive powers supplied to the AC bus are sensed and averaged, and the resulting signals are used to adjust the frequency and amplitude of the UPS inverter output-voltage reference. To follow on from what is discussed in Sec. 2.3.1, droop control consists in coordinating the operation of parallel connected voltage-driven grid-supporting converters. This technique can achieve a stable interconnection of voltage-driven converters without requiring communication and, in addition, can increase the reliability of islanded power systems thanks to the presence of multiple voltage-driven sources. These features make droop methods compelling approaches, such that their application to islanded power systems in general and, in the last decade, to microgrids has been widely investigated by different research communities (e.g., automatic control [145–147], power electronics [63, 114, 148], power systems [64, 73]). Various issues have been pinpointed by the research activity and specific solutions proposed; even so, some of these issues are still open (see, for example, section VII in [141] or paragraph II.C in [80]).

The main challenges in designing droop-based microgrids that are capable of operating in both grid connected and islanded modes stem from the absence of communication in the solutions that were firstly proposed [126, 149], such that, as studies developed, communication has been gradually introduced to cope with specific issues. To give some examples, some interesting solutions are now reported. The general control hierarchy for microgrids that is usually taken as reference [80, 114] is formalized in [71], where low-bandwidth non-critical communication is regarded as unavoidable to control microgrid’s frequency and voltage amplitude. Contribution [28] aims at achieving accurate reactive power sharing and harmonic compensation in single-phase microgrids, the goal is attained by a microgrid-level controller communicating with distributed converters to define reactive power sharing and guide harmonic compensation. In [150] the issue of load voltage regulation is tackled by using a local controller receiving the information on load’s RMS voltage.
2.4.2 Coordination of Power Contributions

The highest priority objectives pursued in microgrid control are: *i*) ensure power balance during islanded operation, *ii*) attain efficient operating regimes during grid connected operation. Therefore, the control of power injection form DGs is a crucial aspect in microgrids operation. In principle, DGs in the interconnection scheme introduced in Sec. 2.4.1 can accept power-injection set-points provided by specific power sharing algorithms. Typically, these algorithms aim at calculating set-points for DGs so that to fulfill microgrid’s power needs in a way that is *optimum* with respect to specific measures, which may include, for example, distribution losses, converter losses, voltage deviations, financial costs. In the following some representative approaches are reported.

In [151] a load sharing distributed algorithm based on the Additive Increase Multiplicative Decrease (AIMD) approach is described. In practice, according to the basic AIMD, which is taken from communication network theory, a DG increases with constant steps its power injection if load’s power demand is not satisfied (additive increase), otherwise, if power demand is satisfied, the DG decreases its power injection of a defined ratio (multiplicative decrease). The paper extends the algorithm to achieve the optimum distribution of load’s power demand among DGs with respect to their cost of operation. To this end each DG has only to know its cost function and receive the notification announcing if total power generation meets demand. The effectiveness of the algorithm is based on the assumption that costs of operation can be represented by quadratic cost functions.

The approach proposed in [152] tackles the problem of power sharing in two steps. Firstly it uses a so called day-ahead scheduler to pre-calculate the power each DG should produce along the following day, then it uses an intra-day scheduler to calculate the actual power set-points to be assigned to DGs. The day-ahead scheduler computes power set-points with the aim of minimizing the cost of operation given energy prices, generation constraints (i.e., saturation levels of DGs), status of energy storage devices, and forecasts on load absorption and DERs production. Then the intra-day scheduler computes the power set-points with the aim of minimizing the weighted sum of power deviations from the output of the day-ahead scheduler, distribution loss, and voltage deviations from nom-
inal values, and take into account the line ampacity constraints. Due to the non-linearity of the problem, the solution is found by iteratively solving a mixed-integer linear programming problem where the terms corresponding to losses and voltage deviations are linked to power injections form DGs by means of sensitivity coefficients calculated at the particular operating point.

In [153] the task of optimal power flow is tackled by means of a dynamic programming approach. Each microgrid component is accurately modeled, including operation efficiency and power and voltage constraints to obtain exact solutions. A peculiar drawback of the approach is that the numerical complexity rapidly grows as the number of DGs grows, it is reported that with four or five DGs the approach is feasible only if the system contains a few busses.

In [49] the problem of optimal reactive power compensation for the minimization of distribution losses is considered. To that purpose, the distribution grid is clustered into sections and the optimal reactive power flow is solved distributedly for each cluster.

As a common drawback of the approaches above, it may be remarked the fact of requiring the knowledge of the controlled power system and its status. Indeed, the topology and parameters of low-voltage distribution grids are typically not known and difficult to be retrieved automatically by grid-connected devices; in addition, the status of controlled systems varies significantly in time. Therefore, such kind of approaches may be fully effective in future highly automated distribution grids, whereas, at the moment, they would require premature, large investments in infrastructure to be deployed. From this viewpoint, other approaches, less demanding in terms of needed ICT infrastructures, have also been investigated to ease the penetration of such technologies in current low-voltage distribution grids. Examples are local compensation methods [154]—which, according to [155], can achieve almost 80% of savings in losses when compared to a centralized control that is based on solving the full optimization problem—or, typically, heuristic approaches to the optimal management of power contributions from DGs.
2.5 Tertiary Control

Tertiary control concerns the interaction of a system of DGs with the main grid. The interaction includes the alignment of voltage parameters, detection of the islanded operation, and regulation of the power flow with the mains. Tertiary control involves interactions with the mains to negotiate power profiles and with the microgrid to estimate its operating condition and to regulate the power and current exchange at the interface between the two systems. The following subsections describe some of the approaches that are typically used to pursue the goals of the tertiary control considered herein.

2.5.1 Microgrid Synchronization

A power system may operate islanded or connected to the main grid, and switch between these two modes of operation. When islanded, the system may present voltage amplitude, frequency, or phase that are different from those of the main’s voltage, therefore, resynchronization with the mains is necessary prior to transitioning to the grid-connected operation. Various synchronization techniques suitable for specific microgrid configurations are discussed in the literature. Some representative techniques proposed for microgrids with the master/slave and the droop-based control schemes are reported next.

Synchronization in Master/Slave Approaches

The synchronization of the microgrid with the mains in the master/slave approach is performed by the master DG. These are typically based on Phase-Locked Loops (PLLs). In [156] a SRF-PLL (synchronornous-reference-frame-PLL) is employed to ensure accurate active and reactive power control during grid-connected operation and steady grid voltage parameters during islanded operation. To that purpose the parameters of the PLL’s loop filter are changed on-line so as to adapt the speed of response to the specific operating situation. During resynchronization or grid connected operation, the PLL is fed with the voltage of the mains, otherwise the value of the $q$-axis projection performed in the SRF-PLL is overridden to zero so that the reference phase provided by the PLL only depends by a pre-assigned nominal frequency. A similar approach is also investigated in [157].
In [158] a second order generalized integrator frequency-locked loop (SOGI-FLL) is employed to provide the frequency and the magnitude reference to the master unit in both grid-connected and islanded operation. In particular, during the islanded operation, the damping factor of the SOGI filter is set to zero, so as to operate the SOGI filter like an oscillator. The structure of the SOGI-FLL is modified to be adaptative to the frequency of the mains. In [159] the problem of synchronizing with the voltage of the main grid DGs operating islanded is tackled with a different approach. The proposed solution makes use of the 1PPS signal provided by Global Positioning System (GPS) modules; the signal is composed of pulses that are spaced at intervals of one second and are synchronous between different modules. The approach employs a centralized controller that measures the mains’ voltage and communicates, at each zero crossing of the main’s voltage, the phase given by a PLL locked to its GPS signal; the distributed units compute, at each zero crossing of the local reference that is being synchronized, the difference of the phase transmitted by the centralized controller with the phase that is given by a local PLL locked to the GPS signal of the particular distributed unit; the computed difference is employed to synchronize the local reference by means of a further PLL.

**Synchronization in Droop-Based Approaches**

The synchronization of the microgrid with the mains in droop-based approaches is typically coordinated by a centralized controller, as in [160], or a DG leading the synchronization process, as in [64]. In [160] a microgrid where DGs embed active power versus voltage’s phase (i.e., $P/\theta$) and reactive power versus voltage’s magnitude ($Q/E$) droop controllers is considered. The phase and frequency synchronization of the microgrid with the mains is achieved by means of a frequency variation command broadcasted to all the DGs, which use this command to modify the phase of their voltage reference. The frequency variation command is modified with the purpose of matching the microgrid frequency with a given frequency reference. This last frequency reference, on its hand, is equal to a nominal microgrid frequency plus an adjustment term that is modified in order to achieve synchronization of the whole microgrid with the mains. The adjustment term is produced by multiplying the mains’ voltage with the quadrature component of the microgrid voltage (this multipli-
2.5. Tertiary Control

...cation gives a measure of the phase shift between the two quantities). The same approach is adopted to obtain the synchronization of the magnitude of the microgrid voltage. In [64] the problem of synchronizing a microgrid populated by DGs implementing the voltage-based droop (VBD) is considered. The VBD is a variant of droop control that is suitable for resistive networks and can take into account the less dispatchable nature of renewables. According to the proposed approach, the synchronization procedure is exploited by making use of a special DG, chosen among those of adequate size installed near the PCC. The droop controller of this unit is modified to allow, by means of ramp functions, a gradual alienation of the converter's voltage, frequency, and phase to the one of the main grid. Thanks to the VBD, the other converters of the microgrid naturally accommodate these voltage adjustments without being affected, in steady state, by the varying microgrid voltage.

2.5.2 Detection of Islanded Operation

Islanded operation occurs when a microgrid is energized solely by one or more local sources while it is electrically separated from the main grid. The islanded condition is considered an unwanted situation in traditional power systems, because they are not equipped with the infrastructure needed to autonomously control their grid voltage. In this case, the islanded condition must be detected to undertake the necessary provisions (i.e., make distributed generators to disconnect). Differently, microgrids are equipped with controllers and energy resources that can support autonomous operation if a disconnection from the mains occurs. Still, a prompt detection of the islanded condition is necessary to ensure a smooth transition to the new operating mode.

Islanding detection techniques can be classified as active, passive, or hybrid. Passive techniques detect islanding conditions only on the basis of the analysis of measured grid quantities. The analysis may concern voltage amplitude ranges, presence of phase jumps, variations in harmonic content, variation of grid-impedance (with non-active measurement technique, like, for example [161]) presence of voltage unbalance in three-phase systems. The disadvantages of these methods are the difficulties in setting the thresholds that delimit different connection conditions, and potentially large non-detection zones. Active
techniques detect islanding conditions by observing how the power system react to perturbations that tend to modify in a particular manner the frequency, amplitude, or phase of the grid voltage. If the system is operating connected to the mains then the grid voltage is negligibly perturbed by this behaviour of DGs, otherwise, the affected parameter would transcend normal ranges. Though very effective, active techniques are characterized by impairing power quality and stability of the examined system. Hybrid approaches combine passive and active techniques by applying active techniques only in case an islanding condition is detected by a passive one. So doing non-detection zones and perturbation injections can be reduced as compared to the case of passive and active techniques, respectively.

A systematic review on islanding detection techniques is provided in [162].

2.5.3 Power Flow Scheduling with the Mains

The energy resources of a microgrid are coordinated to improve the quality of the interaction with the mains. The ability of scheduling resources to fulfill internal objectives is a crucial feature, on the basis of that a negotiation with the main grid can take place, allowing to accommodate, eventually, the requirements on both microgrid’s side and mains’ side. Aspects that are relevant here are:

- planning of energy exchange, which is linked with the costs associated with energy production and consumption;
- scheduling of daily power profiles for a more deterministic microgrid behaviour, indeed, the mains may reward the ability of a microgrid of bounding its power absorption within specified limits or—ideally—of following a pre-defined power profile;
- defining power quality requirements, in particular, in terms of unbalance in three-phase systems, reactive power flow, and harmonic content of the current flowing through the interface with the mains.

Such a planning/negotiation is a critical task requiring to process complex information (e.g., forecasts on power needs, trends in energy prices). The multi-agent systems technology [163] shows valuable features for such a control problem; a detailed discussion on this topic is provided, for example, by [164].
2.6 Summary

This chapter reviews the main issues in the control of electronic power processors in low-voltage microgrids. Microgrids are complex systems, such that to devise suitable ways to coordinate the interaction among constituting parts requires a careful analysis of multiple aspects. For the sake of generality, the matter is organized in four control layers, as follows.

- Zero-level control, concerning the elemental current and voltage control of electronic power processors. Within its scope, linear, predictive, and hysteresis techniques are introduced.

- Primary control, concerning the local behaviour of grid-tied electronic power processors. The grid-feeding, grid-forming, and grid-supporting converters’ behaviour are described also reporting relevant examples from the literature.

- Secondary control, concerning the coordination of electronic power processors operating in parallel. Interconnection schemes and how microgrid’s power needs may be shared among sources to obtain optimum operating regimes are described.

- Tertiary control, concerning the interaction of a group of electronic power processors forming a microgrid with the main grid. Within this scope, microgrid synchronization with the mains, islanding detection, and the interaction with the mains are described.

The discussion of the various aspects is supported by references to relevant literature so as to provide an overview of both the open issues and the state-of-the-art in microgrid control, from a power electronics’ perspective.
Chapter 3

Development Methodology and Toolset

The aim of this dissertation is two-sided. From the one side, to propose effective control techniques for EPPs in low-voltage microgrids; activities within this scope are carried-on in the light of the literature review reported in Ch. 2. From the other side, to demonstrate the behaviour of the devised techniques when employed in operating conditions that are realistic and replicable in a laboratory environment. For what concerns the latter aspect, this chapter describes the methodology applied to develop and experimentally validate the techniques described in the following chapters (specifically, from Ch. 5 to Ch. 7). To cope with the complexity of the microgrid scenario, a development methodology based on rapid-control-prototyping and hardware-in-the-loop approaches, supported by a general purpose, flexible, scalable, and powerful development environment are employed. The methodology and the development environment are described in the following sections. The potential benefits and limitations of the chosen tools, whose application to the field of power electronics has been rarely documented before, are discussed by considering the development of an EPP interfacing DERs to the grid as a first reference application case. Applying the described methodology with the identified platform has allowed to i) smoothly transit between development phases, from concept to final realization, ii) rapidly develop controllers and testbeds integrating different systems interacting with each other.
3.1 Controllers for EPPs in the Microgrid Scenario

In order to illustrate the applied methodology and the chosen development environment, the following sections consider the control, and integration to a control architecture, of the fundamental power electronics building block \[165\] of the microgrid scenario, namely, the DER-interfacing EPP (i.e., an EPP that interfaces energy resources to the grid). As explained in Sec. 3.3.4 these concepts can be employed to manage more general cases. This is done in Ch. 5 for the development of the so called utility interface converters, in Ch. 6 for the development of high performance current controllers, and in Ch. 8 to allow the development of a complete, laboratory-scale microgrid experiment.

In future microgrids grid-tied EPPs will perform a variety of control functions. In the light of the state-of-the-art overview provided in Ch. 2, the operation of DER-interfacing EPPs will be the result of the application of decentralized control strategies, autonomous and local, and of the remote supervision by a centralized grid controller or dispatcher (e.g., \[160, 166\]), linked to the numerous EPPs by means of a suitable communication channel and a properly defined protocol \[167\]. Consequently, a lot of different stacked control functions have to be implemented in each single converter, ranging from the low level ones (e.g., pulse width modulation), to the high level ones, which include autonomous decision making algorithms and communication protocols. Digital control is applied at all levels of the stack, making the EPP’s controller a complex, multilayer digital device \[168, 169\]. An example is provided in Fig. 3-1 for an EPP managing a PV source and a storage device; basic, specific, and ancillary services are indicated in the figure to remind that diverse functions have to be carried out concurrently.

Basically, two different approaches can be followed for EPP controller implementation. In the most conventional one, all control functions are developed in the form of software routines, executed by a digital signal processor (DSP) or, less frequently nowadays, a microcontroller. Another, more recent, approach takes advantage of the availability of easily affordable reconfigurable logic circuitry. In this case, control functions are actually defined in some hardware description language (HDL) and turned into application specific digital circuits. The former approach has the maximum flexibility, the latter guarantees higher
performance, mainly in terms of achievable sampling frequencies and control bandwidths.

In an attempt to meet the needs of complex applications, where both flexibility and performance, with particular reference to determinism, are simultaneously needed, new control platforms are being proposed on the market. Some are based on multi-platform systems integrated at board level, typically supporting real-time operating systems (RTOS); examples are those described in [171], which features RT Linux, and [172] that uses a proprietary system. In these devices, a processor—a DSP or a general purpose processor (GPP)—and an FPGA are combined. Other, radically different, solutions are represented by system on chip (SoC) architectures, like [173], where a DSP, a programmable logic device, and a so called analog compute engine are integrated on a single chip.

In this context, the following sections aims at i) identify typical requirements and implementation issues that are involved in the choice of a digital control platform for modern smart grid applications, ii) introduce a digital controller development and test methodology that integrates the spreading practice of real-time simulation [174–176] in the proto-
typing process of power electronics devices, iii) show the application of LabVIEW hardware/software toolsets as an effective means to rapidly prototype digital controllers and test set-ups for power electronic systems. To the purpose, a board-integrated multi-platform controller [172] is considered and used to develop the digital control stack for a 3 kVA voltage source inverter, meant to be used as the grid interface of a DERs-coupling EPP in microgrid experiments. The implemented functions include current control, phase-locked loop (PLL) based synchronization, real and reactive power control, fault detection, data logging, and communication with an external supervisor via an Ethernet communication channel. The chosen development platform, as compared to other state-of-the-art toolsets, offers several advantageous features, such as high performance, ease of use, different hardware configurations to meet specific end application requirements, and affirmed and widespread use—although mainly in other academic and industrial engineering fields.

3.2 System Architecture and Implementation Tools

The typical configuration of a DER-interfacing EPP in a single-phase low-voltage grid is shown in Fig. 3-1. In particular, it comprises a DC/DC stage, which deals with the management of local energy resources (e.g., PV source, fuel-cell, storage device), and a DC/AC (i.e., inverter) stage, which deals with grid interfacing. As can be seen, the two stages typically share a single control board. Only to the second stage, whose basic electrical scheme is shown in Fig. 3-2, is referred to in this chapter. The main purpose of the inverter controller is to guarantee locally synchronized current injection/absorption, so as to i) guarantee the maximum exploitation of the energy source or the appropriate utilization of the storage element and ii) concur to the determination of a satisfactory power quality throughout the grid. While the former objective can be met using locally available data, the latter may require the interaction with other EPPs or with a centralized microgrid controller (see, e.g., [28]).
3.2.1 Control System Organization

In general, the controller’s functions can be represented as a stack where lower level functions receive inputs from upper level ones. In turn, they provide data to the upper level functions that are used in the decision making algorithms, governing, for example, the power exchange with the grid. The typical structure of the control stack is shown in Table 3.1. As shown, the lower level functions (e.g., PWM, synchronization, electrical variable supervisors) are supposed to be implemented on a programmable logic device, like an FPGA. The basic reason is that they do not involve elaborate signal processing (fixed point arithmetic is perfectly viable), but require relatively high cycle frequencies, in the tens of kHz range. In addition, they require internal, jitter-free synchronization techniques (e.g., those between sampling and modulation processes) and highly reliable fault detection mechanisms. These features are easily implemented in a configurable digital chip. Instead, higher level functions, such as output power control or local grid characterization and optimization algorithms (see, e.g., [128]), make extensive use of signal processing functions (floating point is recommended) and, especially in the case of distributed implementations, of advanced communication capabilities. On the other hand, they do not necessarily require tight synchronization or strictly constant cycle frequencies. As a result, the natural implementation hardware for these functions is a DSP or, more and more frequently, a general purpose processor (GPP). Both devices are programmable in high level languages, which increases abstraction and flexibility. The GPP normally has the advantage of sup-
3.2. System Architecture and Implementation Tools

### Table 3.1: Control function stack of a DER-interfacing EPP

<table>
<thead>
<tr>
<th>Subsystem</th>
<th>Functionality</th>
<th>Scope</th>
<th>Target</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inverter</td>
<td>PWM</td>
<td>Local</td>
<td>FPGA</td>
</tr>
<tr>
<td></td>
<td>PLL</td>
<td>Local</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Current loop</td>
<td>Local</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fault detection</td>
<td>Local</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P loop</td>
<td>Local</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Q loop</td>
<td>Local/Distributed</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Grid voltage control</td>
<td>Local/Distributed</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Grid characterization</td>
<td>Local/Distributed</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Global optimization</td>
<td>Distributed</td>
<td></td>
</tr>
<tr>
<td>DC/DC</td>
<td>PWM</td>
<td>Local</td>
<td>FPGA</td>
</tr>
<tr>
<td></td>
<td>Input V/I control</td>
<td>Local</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Source/storage optimization</td>
<td>Local/Remote</td>
<td></td>
</tr>
</tbody>
</table>

porting real-time operating systems (RTOS), a very useful resource for this application, where reliability and determinism are crucial.

In the light of the discussion above, it is possible to conclude that the better suited controller for DER-interfacing EPPs is a multi-platform digital device comprising two domains i) a high performance hardware programmable device (e.g., a FPGA) and ii) a DSP or GPP, possibly supporting a RTOS. Further discussion on digital devices suitable for smart grid inverter control can be found in [168].

#### 3.2.2 Implementation Issues

The main issues related to the implementation on multi-platform hardware of the control stack described by Table 3.1 can be identified in the following:

1. analog to digital conversion (ADC);
2. data consistency between platforms;
3. development tools;
4. debugging.
CHAPTER 3. DEVELOPMENT METHODOLOGY AND TOOLSET

ADC

Using FPGAs for low level converter control normally requires the design of additional hardware including the ADC chip, signal conditioning, and data bus synchronization circuitry. This complicates significantly the controller development. In some systems, like the one described in [172] or [173], the ADC unit, and a lot of other I/O functions, are natively interfaced to the FPGA, so that the user does not need to implement the data path between the different devices. For SoC architectures, this comes with virtually no performance limitation (i.e., peripherals determine the maximum data throughput), while in multi-platform boards a certain degree of latency is introduced, which limits the maximum data update frequency to about 100 Mbit/s. In any case, it should be possible to design and easily integrate in the control system custom acquisition circuits to satisfy particular needs; this approach has been adopted in Ch. [6] where the sensing board described in Appendix [A] is used to implement the proposed high performance, digital current controllers.

Data Consistency

Perhaps the most complex issue in using multi-platform controllers, however, is guaranteeing data consistency among the different levels of the control function stack. The basic approach, where the logic circuitry is treated as a memory mapped external peripheral unit while data exchange and task scheduling in the DSP is regulated by interrupts, suffers from latency and often leads to timing jitter. Unless data processing functions are relatively limited in number or computationally light (not our case), establishing a consistent data exchange mechanism can become the system’s bottleneck. It is worth remarking that this is a peculiar condition of this application field, where the computational burden of the DSP/GPP subsystem is, generally, quite heavy and articulated in several concurrent functions. A more efficient approach exploits a RTOS, where multi tasking and efficient data exchange mechanisms [e.g., based on direct memory access (DMA)] are built in the OS I/O functions and are almost transparent to the user. DMA channels typically offer multi Mbit/s bandwidths at minimum or even zero latency, which makes their usage compatible with the applications discussed herein. In systems on chip, like the one described in [173].
the data exchange between GPP and FPGA can reach the maximum performance, because the FPGA, the I/O resources, and the processor natively share the same data bus and memory, operating at the system’s clock frequency. Still, to attain the efficient scheduling of functions can be a difficult task for the developer.

Development Tools

Integrated design environments (IDE) for multi-platform systems, when available, are often complicated to use, involving simultaneously both the typical tools for firmware/software development and those for HDL driven logic chip design. They require a skilled user that dominates both sides of hardware/software co-design or, possibly, a team of specialist users concurrently working on the same project. Some systems, like [172], offer instead a truly integrated design environment, namely, a common programming framework that unifies the FPGA and the DSP/GPP domains, greatly reducing development time. This is possible because the above mentioned issues, about the integration of I/O functions within the FPGA domain and the implementation of efficient data exchange mechanisms between the two domains, are managed almost transparently to the designer. For these reasons, the controllers considered herein has been developed on one of such systems. In addition, the chosen GPIC platform [172], is conceived to enable (relatively) low cost controller board designs, where a multi-platform structure and a single common programming design environment are always maintained, but the computational resources and I/O channel availability can be tailored to the specific application. The main features of the controller are listed in Table 3.2.

The resulting controller organization for a DER-interfacing EPP is shown in Fig. 3. In particular, in the lower part (light blue shaded area), the adopted partitioning of the different stacked control functions is detailed. In the upper part of the figure (light yellow shaded box), instead, the centralized controller is indicated, which supervises the correct operation of the microgrid and exchanges information with distributed EPPs through a suitable communication link.
Figure 3-3: Schematic representation of the controller implementation on a multi-platform board of a DER-interfacing EPP: the controller is partly deployed on the FPGA module, partly on a RT GPP. The RT GPP hosts the higher level control functions and manages data logging and communication with the centralized grid supervisor through the Ethernet. In the upper-part the centralized controller, with indicated the communication with a distribution, or transmission, system operator (DSO, TSO).
### Table 3.2: Characteristics of the chosen control platform (GPIC)

<table>
<thead>
<tr>
<th>Feature</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Processor</strong></td>
<td>Model</td>
<td>PowerPC</td>
</tr>
<tr>
<td></td>
<td>Processor Speed</td>
<td>400 MHz</td>
</tr>
<tr>
<td><strong>Memory</strong></td>
<td>Nonvolatile</td>
<td>512 MB</td>
</tr>
<tr>
<td></td>
<td>System</td>
<td>256 MB</td>
</tr>
<tr>
<td><strong>FPGA</strong></td>
<td>Model</td>
<td>Xilinx Spartan-6 LX45</td>
</tr>
<tr>
<td></td>
<td># Slices</td>
<td>6822</td>
</tr>
<tr>
<td></td>
<td># DSP48s</td>
<td>58</td>
</tr>
<tr>
<td><strong>Network</strong></td>
<td>Network interface</td>
<td>IEEE 802.3 Ethernet</td>
</tr>
<tr>
<td><strong>Communication</strong></td>
<td>Port</td>
<td>RS-232, RS-485, CAN, USB</td>
</tr>
<tr>
<td><strong>Peripherals</strong></td>
<td>Channel</td>
<td>16 AI, 12-bit, ±10 V, 100 kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>14 ch., 500 kHz gate drivers (1)</td>
</tr>
</tbody>
</table>

(1) Only the used subset of the NI 9683 mezzanine-card ports is reported.

### Debugging

Debugging a complex digital controller of the type described by Table 3.1 requires a long time and exposes the power converter hardware to damage hazards. In addition, the dynamic behavior of grid optimization algorithms is rather complicated to predict by pencil and paper calculations, while conventional simulation software requires very long computing times to produce useful results in non-trivial cases. Both of these issues can be solved by hardware-in-the-loop (HIL) real-time simulation. According to the methodology here adopted, the digital controller of the EPP has been developed and tested off-line, without even connecting it to the power converter, until its operational capability has been fully assessed. Thanks to a reconfigurable controller module of the type a discrete time model of the grid interfacing stage of the EPP (including the full bridge, the output filter, and the grid) has been implemented and connected to the EPP’s controller. This allows not only to significantly accelerate the simulation with respect to a standard simulation performed on a PC, but also to verify the functionality of the very same controller that will be connected to the physical converter.
Table 3.3: Characteristics of the chosen simulation platform (cRIO-9082)

<table>
<thead>
<tr>
<th>Feature</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor</td>
<td>Model</td>
<td>Intel Core i7-660UE</td>
</tr>
<tr>
<td></td>
<td>Processor Speed</td>
<td>1.33 to 2.4 GHz</td>
</tr>
<tr>
<td>Memory</td>
<td>Nonvolatile System</td>
<td>32 GB (min.)</td>
</tr>
<tr>
<td></td>
<td>System</td>
<td>2 GB (min.)</td>
</tr>
<tr>
<td>FPGA</td>
<td>Model</td>
<td>Spartan-6 LX150</td>
</tr>
<tr>
<td></td>
<td># Slices</td>
<td>23038</td>
</tr>
<tr>
<td></td>
<td># DSP48s</td>
<td>180</td>
</tr>
<tr>
<td>Network</td>
<td>Network interface</td>
<td>IEEE 802.3 Ethernet</td>
</tr>
<tr>
<td>Communication</td>
<td>Port</td>
<td>RS-232, RS-485/422, USB VGA, CAN, MXI-Express</td>
</tr>
<tr>
<td>Peripherals</td>
<td>Channel</td>
<td>4 AO, 16-bit, ±10 V, 100 kHz 8 Digital Input/Output (1)</td>
</tr>
</tbody>
</table>

(1) Specs of the used digital (NI 9401) and analog (NI 9263) modules.

The main features of the adopted RT simulation platform are listed in Table 3.3.

3.2.3 User Interface

The hardware/software integrated development environment (IDE) considered herein is LabVIEW. In this environment, the interaction with the user or the developer is achieved by means of front panels, which allow to organize the peripherals of the controller’s hardware. When the FPGA program, called VI, is launched from the IDE, the corresponding front panel is automatically displayed on the development PC, enabling the user to set controls and view indicators. This allows the interaction with the FPGA VI at a typical rate of several updates per second, which is adequate to the purpose of monitoring the application during debugging, especially when real-time simulation is used. An even more flexible interface can be set-up through the RT GPP on board the GPIC control device which, in addition, provides a deterministic access to the FPGA application. More specifically, in this case, access to controls and indicators is programmed by the user, employing ready to use functions, and executed by the RT GPP. The RT GPP can be further programmed to
generate stimulus signals, to acquire the system response, and to present data to the user (e.g., graphically via the front panel of its LabVIEW program). The communication between the development PC and the control board is provided by an Ethernet link, as shown in Fig. 3-4. A zoomed in view of the PC interface is provided in Fig. 3-5, where the characteristic graphical interface of the LabVIEW development environment and the appearance of the software interface (upper-right) can be better appreciated.

### 3.3 Controller Development and Test Methodology

The control stack for the DERs-coupling EPP of Fig. 3-2 has been developed according to the scheme of Fig. 3-3. As can be seen, basic low-level control functions are considered, whose design procedures are well known and whose implementation is straightforward. To complete the information conveyed by Fig. 3-3, symmetrical, centered pulse modulation has been implemented, with an equivalent 12.4 bit resolution. A proportional-integral (PI) current controller with a $2\,\text{kHz}$ bandwidth and $60^\circ$ phase margin has been used, together with output voltage feed-forward at the modulator input, so as to guarantee acceptable
Figure 3-5: Zoom-in view of the PC interface.
rejection of disturbances at fundamental and lower order harmonic frequency. The parameters of the controller and of the hardware part shown in Fig. 3-2 are listed in Table 3.4.

**Table 3.4: Inverter and PI current controller parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal input voltage</td>
<td>$V_{DC}$</td>
<td>400 V</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>$f_s$</td>
<td>18 kHz</td>
</tr>
<tr>
<td>Filter inductance</td>
<td>$L_{PH}$</td>
<td>1.2 mH</td>
</tr>
<tr>
<td>Series inductor resistance</td>
<td>$r_{s,PH}$</td>
<td>50 mΩ</td>
</tr>
<tr>
<td>Output filter capacitance</td>
<td>$C_{PH}$</td>
<td>10 µF</td>
</tr>
<tr>
<td>Output filter inductance</td>
<td>$L_F$</td>
<td>45 µH</td>
</tr>
<tr>
<td>Current sense gain</td>
<td>$K_{sense,i}$</td>
<td>375 mV/A</td>
</tr>
<tr>
<td>Voltage sense gain</td>
<td>$K_{sense,v}$</td>
<td>17.25 mV/V</td>
</tr>
<tr>
<td>Rated power</td>
<td>$S_o$</td>
<td>3 kVA</td>
</tr>
<tr>
<td>Crossover frequency</td>
<td>$f_{CR}$</td>
<td>2 kHz</td>
</tr>
<tr>
<td>Phase margin</td>
<td>$\Phi_M$</td>
<td>60 °</td>
</tr>
<tr>
<td>Carrier amplitude</td>
<td>$\pm A_r$</td>
<td>±2777</td>
</tr>
<tr>
<td>A/D conversion delay</td>
<td>$\Delta t_{AD}$</td>
<td>10 µs</td>
</tr>
<tr>
<td>PI calculation delay</td>
<td>$\Delta t_{calc}$</td>
<td>0.1 µs</td>
</tr>
</tbody>
</table>

The controller has been extensively tested in the three different ways that are described in the following subsections; in all cases, the results of the same experiment are shown. The experiment is represented by a step transition from 0 to 2 kW of injected real power, $P$, with reactive power, $Q$, set to zero, followed by a second step change where the injected power is transferred abruptly from the real ($d$) to the reactive ($q$) power axis. It is worth mentioning that DER-interfacing EPPs will hardly ever experiment such abrupt transients in real life, but, as usual, demanding test conditions are better suited to highlight the achievable performance levels. The considered grid parameters are listed in Table 3.5.

### 3.3.1 Simulink Model

As a first verification, the controller has been simulated on a PC, whose benchmarking score for Matlab is: [0.22 0.23 0.20 0.25 0.84 1.07]. In order to do that, a model of the system configuration that is shown in Fig. 3-2 has been developed. At the same time, the different control blocks of Fig. 3-3 have been modeled with adequate detail, emulating
Table 3.5: Grid parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch resistance</td>
<td>$R_{\text{LINE}}$</td>
<td>1 $\Omega$</td>
</tr>
<tr>
<td>Branch inductance</td>
<td>$L_{\text{LINE}}$</td>
<td>150 $\mu$H</td>
</tr>
<tr>
<td>Branch length</td>
<td>$l_b$</td>
<td>260 m</td>
</tr>
<tr>
<td>Nominal grid voltage</td>
<td>$V_{\text{PCC}}$</td>
<td>230 $V_{\text{rms}}$</td>
</tr>
<tr>
<td>Nominal grid frequency</td>
<td>$f_0$</td>
<td>50 Hz</td>
</tr>
</tbody>
</table>

fixed point arithmetic where applicable, control delays (due to ADC operation and PWM update), and finite PWM resolution. The results are shown on Fig. 3-8(a). As can be seen, the basic functionality of the controller has been assessed. However, this type of system level simulation simply allows to verify the stability of regulators, the quality of steady state operation and to estimate the achievable speed of response. None of the practical issues related to the implementation of the controller can be effectively addressed at this level. Indeed, encountering an unexpected dynamic behavior, or even instabilities, once the simulation model is turned into a physical controller is a common experience.

### 3.3.2 Hardware-In-the-Loop Real-Time Simulation

To validate control and plant models, improve the quality of the simulation (by reducing its execution time), and safely test the physical control hardware to be later deployed on the DER-interfacing EPP, HIL real-time simulation is employed. This term indicates the direct connection between a high performance computer, where a model of the controlled plant is simulated, and the inverter control board, where all the algorithms described above run. Thanks to a multichannel digital to analog converter (DAC) module, the computer is capable of generating high speed analog outputs, which are sampled by the controller as if they were coming from the physical system. Therefore, controller operation is strictly real-time, with no time dilation whatsoever. A graphical view of the HIL simulation organization is given in Fig. 3-6.

There are several practical issues to solve before HIL simulations can be run, as also pointed out in [178] and discussed in [179]. First, computationally efficient, numerical
3.3. Controller Development and Test Methodology

A model of the controlled system has to be set-up. To this purpose, a set of network building blocks have been developed, where the discrete time equivalent of the algebraic and differential equations for the fundamental electrical elements (e.g., resistor, capacitor, inductor) have been formulated to be efficiently solved in an FPGA. As an example, the implemented equation for a reactive element looks like:

\[ x(k + 1) = x(k) + \alpha u(k) \]  

(3.1)

where \( x \) represents the state variable, \( \alpha \) represents the inverse of the value of the electrical parameter (e.g., inductance \( L \)) multiplied by the integration step (e.g., \( \frac{\Delta T}{L} \)), and \( u \) is the electrical dual of the considered state variable. The electrical topology of the system has been set-up manually, applying Kirchhoff voltage and current laws. Finally, the full-bridge converter switches have been modeled at the purely logic level, idealizing their physical characteristics.

As a result, after compiling the code, the model of the plant runs on the FPGA chip available within the adopted processor [177] and the set of differential equations that describes the system of Fig. 3-2 is numerically solved by a customized digital hardware. As implied by (3.1), the integration method is the simple first order Euler, with integration step...
equal to $T_{sim} = 100$ ns. Fixed point arithmetic is also mandatory to preserve computational efficiency, but, due to a 32 bit internal representation of variables, no rounding or truncation effects have been detected.

The second issue to be solved is the generation of the analog signals feeding the controller inputs. In the experiment a relatively slow DAC, featuring a sampling rate of 100 kSample/s, has been used so as to occupy a single output module and avoid possible synchronization issues. This choice turned out to pose some limitation on the achievable simulation quality. Indeed, the DAC update delay, together with input and output quantization noises, affects the simulation stability, introducing an undesired numerical noise, which is clearly visible on the waveforms presented in Fig. 3-8(b). Better results can be achieved by adopting the provisions described in Sec. 3.4.

However, it is worth remarking that the purpose of RT simulations is to provide a significant test for the controlling hardware. If the simulation artifacts do not impair controller operation, they may be neglected; indeed, they will not be found in the experimental tests [see Fig. 3-8(c)]. From this standpoint, HIL simulation allows to verify the complete functionality of the controller in the considered application, practically confirming the results of conventional numerical simulations.

### 3.3.3 Experimental Tests

The final step of the controller development is represented by experimental tests. To this aim, the controller is connected to a 3 kVA VSI (see Table 3.4). The resulting experimental set-up is shown in Fig. 3-7. As can be seen, the digital controller is bridging the lower level inverter control functions and the higher level ones, required by the grid and hosted by a remote PC, which is connected via an Ethernet cable. The test results are shown in Fig. 3-8(c). Clearly, the power control loops behave exactly as expected. This result demonstrates several achievements of the proposed control development methodology. In the first place, it is possible to notice that local control is performed exactly as in a conventional DSP, or FPGA, based organization. But here, the RT GPP on board the controller and the remote PC supervising the grid are connected by Ethernet and exchange data without interfering
3.3. Controller Development and Test Methodology

Figure 3-7: View of the experimental testbed for DER-interfacing EPPs, comprising the platform for HIL simulations, RCP, and the final experimental set-up. In particular: cRIO RT simulator is employed as HIL platform running the model of the controlled plant; GPIC is the controller supporting the RCP of the EPP’s controller; the microgrid switchboard allows to interface the EPP to a grid emulator, low-voltage interconnection lines, and energy resources (PV sources, batteries, fuel-cells); the development PC runs the IDE and allows to configure and supervise experiments.

with the low level control activities. Thanks to the RTOS, there is no practical limit to the information that can be transferred between the two systems, a fundamental requirement to safely operate a microgrid experiment (and possibly a real one). Finally, the proposed HIL simulation methodology offers a reliable method to verify the functionality of the controller before serious electrical power comes into play.

3.3.4 Extension to More Complex Scenarios

The considered control and HIL simulation platform can scale with the complexity of the target case study thanks to its modularity. Depending on the final application, a variable number of digital I/O lines (employed, for example, to generate or acquire PWM signals) and a variable number of analog input or output channels (employed, for example, to represent controlled analog quantities) can be available. The number of I/O digital or analog channels can range from tens to hundreds. For what concerns real-time simulations, the computational burden in running plant or control technique models can be distributed among various processor cores and FPGA modules operating in parallel and managed through the same LabVIEW high-level graphical programming language and development environment.
Figure 3-8: Results of control stack test activity: a step reference change is applied successively for the active power and the reactive power: (a) simulation in Matlab Simulink, (b) hardware in the loop real-time simulation, and (c) experimental test measurements.
The described development methodology and toolset have been adopted to more complex cases, for example, to validate the algorithms proposed in [180] and in [181]. In [180] the described approach is applied to implement a control strategy for microgrids with a centralized controller. The control algorithm—whose principle of operation is described in Sec. 4.2.2 whereas it is now referred just as an application case—is devised so that the centralized controller commits distributed EPPs to generate the power requested by loads in a way that is inversely proportional to loads-to-EPPs distances. Moreover, to the purpose of taking into account inverters’ power limits, the so called $\beta$ coefficients [180] are defined to convey the information on the saturation level of inverters; in particular, $\beta_{EPP_x} = 1$ if the power demand to $EPP_x$ is below its maximum power limit $p_x^{\text{max}}$. With the aim to test such control algorithm, the code of the centralized controller has been developed and deployed on a cRIO platform, and the behavior of beta coefficients has been recorded while varying the maximum active power of two EPPs, namely $p_1^{\text{max}}$ and $p_2^{\text{max}}$, from 0 to 3 kW. The obtained results have been logged and checked off-line; Fig. 3-9 displays a sample of the results. The figure refers to the case in which a load of 23.5 Ω is connected between the two EPPs, at a distance of 400 m from EPP 1 and 700 m form EPP 2. Thus, neglecting the voltage drop across interconnecting cables, in this situation the total power absorption is equal to 2.25 kW and the ideal power sharing among EPP 1 and EPP 2 is 1.4 kW and 0.8 kW, respectively. Indeed, Fig. 3-9 shows that EPP 1 exits saturation when its maximum injectable power $p_1^{\text{max}}$ is nearly equal to the total load power, and EPP 2 exits saturation when $p_2^{\text{max}}$ is approximately 0.8 kW. These results are in agreement with theoretical expectations, discussed in [180].

### 3.4 Accuracy Improvements by Model Partitioning

As mentioned in Sec. 3.3.2 even if state-of-the-art hardware is adopted, obtaining accurate simulation results requires some typical problems to be tackled. The first one is represented by the accurate generation of the analog output signals feeding the control board. In principle, these need to be as close as possible to the ones that would be generated by the physical plant, and, as such, characterized by negligible quantization noise and other arti-
facts. In the first experiment discussed in Sec. [3.3.2] the DAC update frequency is limited to 100 kHz. This resulted in a measurable update delay, clearly not taken into account in the controller design. An estimation of worst case phase margin reduction determined by such DAC delay is given by (3.2):

$$\Delta \phi = -\pi \frac{f_{CR}}{f_{DAC}} \frac{180}{\pi} = 180 \frac{f_{CR}}{f_{DAC}},$$

(3.2)

where $f_{CR}$ is the current controller crossover frequency and $f_{DAC}$ is the DAC update frequency. Equation (3.2) assumes the plant model to be continuous time (it is actually discrete time with 10 MHz sampling frequency) and expresses the phase rotation at the desired crossover frequency according to a simple zero-order hold (ZOH) approximation of the DAC. In our case, this turns out to be equal to $-3.6^\circ$. The phase rotation can be better calculated numerically, exploiting (3.3), representing the complete transfer function of the plant:

$$T_{i0}(s) = \frac{V_{DC} \cdot \frac{k_{sense,i}}{A_r} \cdot e^{-s \Delta t_{ctrl}}}{s L_{PH} + \frac{1}{s C_{PH} / \left( s L_{GRID} + R_{GRID} \right)}},$$

(3.3)

where $\Delta t_{ctrl}$ is the sum of the AD conversion time ($\Delta t_{AD}$), the PI regulator calculation time ($\Delta t_{calc}$), given in Table [3.4] and the PWM modulation delay ($\Delta t_{PWM}$). Because the proposed implementation adopts a double update PWM [103], the modulator delay can be estimated to be equal to one half of the switching period (i.e., $\frac{1}{2f_s}$). Fig. 3-10 shows the Bode plots of two discrete time versions of (3.3), both with and without the DAC delay,
3.4. Accuracy Improvements by Model Partitioning

Figure 3-10: Bode plots of the open loop transfer functions $T_{i0}$ and $T_{i0}^{(DA)}$.

giving in the former case a $-2.5^\circ$ additional phase rotation. The limited DAC resolution has a much heavier impact on the current controller since, in the worst case, only 2 to 3 samples are generated during the current ripple run-up (and run-down) phase, which determines a relative error on the average current measurement, $\Delta I_{phavg}/I_{ph pk}$, given by:

$$\frac{1}{3} \frac{\Delta I_{ph pk2pk}}{I_{ph pk}} \leq \frac{\Delta I_{ph avg}}{I_{ph pk}} \leq \frac{1}{2} \frac{\Delta I_{ph pk2pk}}{I_{ph pk}},$$

(3.4)

where $\frac{\Delta I_{ph pk2pk}}{I_{ph pk}}$ represents the relative peak to peak inductor current ripple, which, in our inverter, occupies, at its maximum, about 16% of the ADC full scale range. As a result, the worst case relative error on the average current turns out to be between about 6% and 8%, a non-negligible disturbance at the modulation frequency. Both problems can be solved using faster DACs. Indeed, by simulations it is possible to notice that if the ratio $f_{CR}/f_{DAC}$ is below 0.05 then negligible distortion can be obtained. As a first attempt to alleviate the problem, the use of a dedicated output module has been considered for the generation of the inductor current signal, allowing to achieve an update rate of 360 kSample/s, thus providing enough
points per commutation period to make both the quantization noise and the update delay less relevant.

On the model input side, care must be taken as well. Indeed, the organization of Fig. 3-6 implies a reduction in the actual PWM resolution, as if a lower number of bits were used to represent the duty-cycle. Indeed, although the simulation time step, $T_{\text{sim}} = 100 \text{ ns}$, is adequate to accurately compute the dynamics of the system’s state variables, it is significantly longer than the minimum voltage pulse duration at the PWM adopted resolution. The number of lost bits can be expressed as:

$$n_{\text{lost}} = \log_2 (f_{\text{clk}} \cdot T_{\text{sim}}) = \log_2 (f_s \cdot (2A_r + 1) \cdot T_{\text{sim}}),$$  \hspace{1cm} (3.5)$$

where $f_{\text{clk}}$ represents the digital PWM counter clock. Its explicit relation with switching frequency and carrier amplitude is given in the right hand side of the equation. The lost bits are partially recovered in the simulation, thanks to the dithering effect caused by the asynchronous operation of the controller and the simulation platform. Decreasing the simulation time step of the model, reaching the condition $T_{\text{sim}} \cdot f_{\text{clk}} \leq 1$, it would be possible to read the input gate signals with their full time resolution. However, from the implementation point of view, it is not practical to decrease the simulation time step of the whole model to this extent, because this would limit the amount of computable equations and, therefore, the size of the model. A more effective method to tackle the problem is by partitioning the model, identifying those sections that really need to be simulated at shorter time steps. This approach allows to manage both complexity and time constraints.

Specifically, in the considered case study, the phase inductor $L_{PH}$ is the only component that is exposed to high speed signals, notably, the bridge voltage $v_{INV}$. Therefore, only its discrete model actually requires to be computed at a high rate. If this is done properly, it is possible to achieve better accuracy, while keeping the execution rate of the remaining part of the model at lower values. The remaining parts of the model experience signals that are dominated by controller dynamics (limited to a few kHz) and, as a result, can be simulated at a slower pace.

To highlight the benefit of partitioning, Fig. 3-11 displays the difference between two
3.4. **Accuracy Improvements by Model Partitioning**

![Graph showing the differential increase between two successive samples of a filtered version of the inverter output voltage $v_{GRID}$.](image)

**Figure 3-11**: Differential increase between two successive samples of a filtered version of the inverter output voltage $v_{GRID}$.

successive samples of a low pass filtered version (with 100 Hz cut-off frequency) of the inverter bridge instantaneous output voltage $v_B$, for a gradual increase of the modulating signal from $-A_r$ to $+A_r$. It shows that, thanks to the smaller simulation step of the most critical part of the plant model, it is possible to acquire the signal generated by the modulator almost at its full resolution, that is, equal to $V_{BUS}/A_r \simeq 144$ mV.

Fig. 3-13 represents the implementation of the described concept for the considered simple case. The program is loaded on the FPGA unit of the cRIO-9082 (see Table 3.3); the corresponding FPGA resource utilization is: Total Slices 8.1%, Slice Registers 2.3%, Slice LTU 4.8%, DSP48 16.1%, Block RAM 0%. In Fig. 3-12(a) the measured results from the corresponding partitioned model HIL RT simulation are shown.

In particular, the comparison proposed in Fig. 3-12, which refers to the measures from the HIL RT simulation in Fig. 3-12(b) and the partitioned model HIL RT simulation in Fig. 3-12(a), highlights the reduction in simulation artifacts.
Figure 3-12: Reduction in the simulation artifacts by model partitioning. (a) Partitioned model HIL RT simulation; (b) HIL RT simulation.

Figure 3-13: LabVIEW program of the controlled plant model (partitioned model)—Controlled model computation time step: $T_{sim} = 100 \text{ ns}$. 
3.5 Summary

The chapter describes the methodology and the set of hardware and software tools that have been adopted to develop and experimentally validate all the solutions described in this dissertation. The applied methodology makes use of rapid-control-prototyping (RCP) and hardware-in-the-loop (HIL) technologies, besides, organizes the development phases in three fundamental steps. The first step is to employ conventional computer simulations to verify the design of controllers; the second step is to develop the designed controllers by using rapid-control-prototyping platforms and to test the implementation by applying hardware-in-the-loop simulations, which allows not only to validate the controllers in their final form, but also to interface models or control techniques to realistic inputs or, even, inputs from the field; the last step is to tune the behavior of the developed controllers while operating in the final application. The platforms that have been chosen and studied to perform RCP and HIL tests are described. The concepts are explained considering the development of a digital controller for the inverter section of a DER-coupling EPP. The utility interface converter described in Ch. 5, the current controllers described in Ch. 6, the master/slave architecture with the power-based control described in Ch. 7 and finally verified experimentally in Ch. 8 have been developed by applying the concepts described in this chapter. The main advantages brought by the introduced method and hardware/software toolset are i) to fully validate controllers before being connected to the real plant, ii) to have an almost direct transition between the development phase and the final deployment, and iii) to ease the management of complex set-ups by exploiting the flexibility given by the general purpose integrated-development-environment and the rapid-control-prototyping platforms.
Chapter 4

Theoretical and Technical Background

This chapter outlines the theoretical background of the control techniques presented herein. The problem of exploiting distributed energy resources in order to bring benefit to the distribution grid is addressed with the first aim of reducing the distribution loss. The distribution loss is a relevant figure to look at because it is directly linked to various performance indices, such as, distribution efficiency, hosting capacity, uniformity of voltage profiles.

The following Sec. 4.1 formalizes the problem of distribution loss minimization and describes how this problem can be tackled from three different points of view. Three corresponding control solutions are introduced in Sec. 4.2. The control algorithm presented in Ch. 7, based on the results of this preliminary study, represents the progression of the investigation presented in [43, 44, 182], on the effective control of distributed energy resources in low-voltage networks.

The theoretical discussion reported in Sec. 4.3 supports the master/slave architecture presented in Ch. 5. This latter section defines a paradigm, for the control of distributed energy resources, that makes use of conservative power terms to selectively compensate power components flowing through the point of common coupling of a distribution network. By exploiting accordingly the conservativeness of power terms, control approaches can significantly reduce synchronization and information processing requirements, as shown in the following chapters.
4.1 Distribution Loss Minimization

Let’s consider a microgrid fed by the mains at the point of common coupling (PCC) and let 0 indicate that node. From a mathematical point of view, the distribution network can be modeled as a directed weighted graph $G = (V, E, \sigma, \tau)$ where $V$ is the set of nodes (i.e., the buses of the electric grid), $E$ is the set of edges representing the power lines (i.e., the branches of the electric grid), and $\sigma, \tau : E \rightarrow V$ are two functions such that edge $e$ goes from the source node $\sigma(e)$ to the terminal node $\tau(e)$. The incidence matrix $A_G$ of graph $G$ is defined as:

$$[A_G]_{ev} = \begin{cases} 
-1 & \text{if } v = \sigma(e) \\
1 & \text{if } v = \tau(e) \\
0 & \text{otherwise}
\end{cases} \quad (4.1)$$

To each edge $e \in E$ is associated a weight that corresponds to the value of the impedance $Z_e$ of the electric line represented by $e$; specifically $Z_e = R_e + jX_e$, where $R_e$ and $X_e$ are, respectively, the resistive and the inductive component of the electric line. Nodes in $V$ are passive, if they link-up loads, or active, if they link-up DGs.

Assuming a tree-shaped grid and excluding node 0, the number $N$ of grid nodes coincides with the number of distribution paths (grid branches) and its associated incidence matrix $A$, obtained from $A_G$ by eliminating the column corresponding to node 0, is squared and invertible. Assuming also, for simplicity, that the grid voltages and currents are purely sinusoidal, they can be represented by phasors $^1$

Let $\xi$ be the vector of branch currents phasors and $\mathbf{i}$ be the vector of absorbed node currents phasors (loads and DGs), the Kirchhoff’s equations at the grid nodes can be expressed in the form:

$$\mathbf{i} = A^T \xi. \quad (4.2)$$

By inversion of $A^T$ we obtain:

$$\xi = (A^T)^{-1} \mathbf{i}. \quad (4.3)$$

$^1$Given the generic sinusoidal quantities: $x_1, \ldots, x_i, \ldots$ in the time domain; hereinafter a phasor is indicated as $\mathbf{x}$, a vector $[e.g., (x_1, \ldots, x_i)^T]$ is indicated as $\mathbf{x}$. Accordingly, $\underline{x}$ indicate a vector of phasors.
The distribution losses are generally expressed by:

\[ p_{\text{loss}} = \xi^* R \xi, \quad (4.4) \]

where symbol * means conjugate transpose and \( R \) is the real part of branch impedance matrix \( Z = \text{diag} (Z_1, Z_2, \ldots, Z_N) \). Owing to (4.3) the losses can also be expressed as a function of the load currents by:

\[ p_{\text{loss}} = \mathbf{i}^* \mathbf{B} \mathbf{i}, \quad (4.5) \]

where \( \mathbf{B} = \mathbf{A}^{-1} R \left( \mathbf{A}^{-1} \right)^T \). Note that, by definition, matrix \( \mathbf{B} \) is symmetrical and function \( p_{\text{loss}} \) is real.

The computation is more complex in case of meshed grids, where the incidence matrix is not invertible. Even in this case, however, equation (4.5) holds and the optimum control approach described hereafter remains valid [183].

In the following subsections, the problem of distribution loss minimization is analyzed from three different perspectives. Firstly it is analyzed by considering the set of grid current injections corresponding to the minimum distribution loss; then, looking at a particular source, the locally optimum current injections are derived by means of the currents absorbed by nearby loads; the same local approach is finally adopted to find the voltage that a particular source should impose to locally minimize the distribution loss. The reported analysis set the basis to devise the control approaches described in Sec. 4.2.

### 4.1.1 Optimum Node Currents

Let \( \mathbf{i}_a \) be the currents fed by the DGs into active nodes and \( \mathbf{i}_p \) be the currents injected by the loads at passive nodes. Equation (4.5) can be partitioned in the form:

\[ p_{\text{loss}} = \begin{bmatrix} \mathbf{i}_a^* \\ \mathbf{i}_p^* \end{bmatrix} \begin{bmatrix} \mathbf{B}_{a,a} & \mathbf{B}_{a,p} \\ \mathbf{B}_{p,a} & \mathbf{B}_{p,p} \end{bmatrix} \begin{bmatrix} \mathbf{i}_a \\ \mathbf{i}_p \end{bmatrix} = \mathbf{i}_a^* \mathbf{B}_{a,a} \mathbf{i}_a + 2 \Re \left( \mathbf{i}_a^* \mathbf{B}_{a,p} \mathbf{i}_p \right) + \mathbf{i}_p^* \mathbf{B}_{p,p} \mathbf{i}_p. \quad (4.6) \]
4.1. Distribution Loss Minimization

Optimum DG currents result by computing the minimum of the multivariable function $p_{\text{loss}}$, which gives:

$$i_a^{\text{opt}} = -B^{-1}_{a.a} B_{a.p} i_p.$$  \hspace{1cm} (4.7)

Equation (4.7) sets the theoretical basis for optimum control of DGs, because it gives the optimum DG currents as a function of grid parameters and load demand. The approach can be extended to entail also the boundaries set by the DG current limits and by the islanded operation, which requires zeroing of the current at node 0. Note finally that (4.7) is separately valid for the real and imaginary part of the currents, thus allowing the independent control of active and reactive power.

The described approach aims at minimizing distribution losses by considering globally the network. A local minimization, less demanding in terms of knowledge on network parameters, can be pursued as well; from this standpoint, the control principles proposed in [44, 184, 185] and outlined in the next two subsections have been devised.

4.1.2 Minimization of Local Distribution Losses

Fig. 4-1 shows a simplified single-phase representation of a homogeneous distribution path (i.e., constant impedances per unit of length) connecting two neighbor active nodes $A$ and $B$ and feeding loads connected to $K$ nodes. Assuming that node voltages and currents are sinusoidal, let’s refer to node voltage phasors $v_A$ and $v_B$. Similarly, $\xi_{AB}$ and $\xi_{BA}$ represent the phasors of the currents fed by nodes $A$ and $B$ into path $A-B$.

Let $\hat{i}_{L_k}, k \in \{0, \ldots, K\}$, be the current absorbed by the $k$-th load connected along path $A-B$ (here $i_{L_0} = 0$), $\Delta_k$ the distance between loads $k$ and $k + 1$, and $\xi_k$ the line current flowing in branch $\Delta_k$. By defining:

$$\xi_k = \xi_{AB} - \sum_{\ell=0}^k \hat{i}_{L_\ell}, \hspace{1cm} (4.8)$$

the power loss in path $A-B$ can be written as:

$$p_{\text{loss}} = \sum_{k=0}^K r \Delta_k |\xi_k|^2 = r \sum_{k=0}^K \Delta_k (\xi_{AB} - \hat{i}_{\Sigma_k}) (\xi_{AB} - \hat{i}_{\Sigma_k})^*.$$  \hspace{1cm} (4.9)
CHAPTER 4. THEORETICAL AND TECHNICAL BACKGROUND

**Figure 4-1:** Representation of distribution line between two active nodes A and B.

where \( r \) is the resistance per unit of length of the distribution line and \( i_{\Sigma_k} \) represents the summation in (4.8). By differentiating (4.9) with respect to the real and imaginary part of the injected current \( \xi_{AB} = \xi_{RAB} + j\xi_{IAB} \) and setting the derivative to zero it is possible to obtain the optimum value of injected current \( \xi_{opt} \) to minimize the power dissipated along the distribution lines:

\[
\frac{\partial p_{\text{loss}}}{\partial \xi_{RAB}} = 2r \sum_{k=0}^{K} \Delta_k (\xi_{RAB}^2 - i_{\Sigma_k}^R) = 0 \Rightarrow \xi_{RAB} = \frac{1}{\sum_{k=0}^{K} \Delta_k} \sum_{k=0}^{K} i_{\Sigma_k}^R
\]

\[
\frac{\partial p_{\text{loss}}}{\partial \xi_{IAB}} = 2r \sum_{k=0}^{K} \Delta_k (\xi_{IAB}^2 - i_{\Sigma_k}^I) = 0 \Rightarrow \xi_{IAB} = \frac{1}{\sum_{k=0}^{K} \Delta_k} \sum_{k=0}^{K} i_{\Sigma_k}^I
\]

therefore, the value of \( \xi_{AB} \) that brings to the minimum distribution loss is:

\[
\xi_{opt}^{AB} = \frac{1}{d_{AB}} \sum_{k=0}^{K} \Delta_k i_{\Sigma_k} = \frac{1}{d_{AB}} \sum_{k=0}^{K} i_{Lk} d_{Bk}, \quad (4.11)
\]

where \( d_{AB} \) is the path length, and \( d_{Ak} \) and \( d_{Bk} \) are the distances between load \( k \) and node A and B, respectively. (The the last equivalence of (4.11) can be derived by inspection.)

Correspondingly, since \( \xi_{AB} + \xi_{BA} = \sum_{k=0}^{K} i_{Lk} \), currents \( \xi_{AB} \) and \( \xi_{BA} \) take the following optimum values:

\[
\left\{
\begin{align*}
\xi_{opt}^{AB} &= \frac{1}{d_{AB}} \sum_{k=0}^{K} i_{Lk} d_{Bk} \\
\xi_{opt}^{BA} &= \frac{1}{d_{AB}} \sum_{k=0}^{K} i_{Lk} d_{Ak}
\end{align*}
\right. \quad (4.12)
\]

Equation (4.12) shows that the optimum currents demanded to the active nodes depend only on the load distribution along path A-B.

If optimum currents (4.12) are applied, then \( v_A = v_B \). Indeed, if \( v_A \neq v_B \), a circulation
4.1. Distribution Loss Minimization

Current appears and the currents fed by nodes $A$ and $B$ become:

$$
\begin{align*}
\xi_{AB} &= \xi_{opt} + \frac{v_A - v_B}{z d_{AB}} = \xi_{opt} + \xi_{circ} \\
\xi_{BA} &= \xi_{opt} + \frac{v_B - v_A}{z d_{AB}} = \xi_{opt} + \xi_{circ}
\end{align*}
$$

Equation (4.9) can be rewritten to highlight the effect of circulating current $\xi_{circ}$ on power loss $p_{\text{loss}}$, namely:

$$
p_{\text{loss}} = \sum_{k=1}^{K} \Delta_k \left( \xi_{AB} - i_{\Sigma k} \right) \left( \xi_{AB} - i_{\Sigma k}^* \right) = 2 r \sum_{k=0}^{K} \Delta_k \xi_{AB}^* i_{\Sigma k} + 2 r \sum_{k=0}^{K} \Delta_k |i_{\Sigma k}|^2 =
$$

$$
= r d_{AB} \xi_{AB}^* i_{\Sigma AB} + 2 r d_{AB} \Re \left( \xi_{AB}^* \sum_{k=0}^{K} \Delta_k i_{\Sigma k} \right) + \sum_{k=0}^{K} \sum_{k=0}^{K} \Delta_k |i_{\Sigma k}|^2,
$$

by substituting $\xi_{AB} = \xi_{opt} + \xi_{circ}$ the following expression can be obtained:

$$
p_{\text{loss}} = r d_{AB} \left( \xi_{opt} + \xi_{circ} \right) \left( \xi_{opt} + \xi_{circ} \right)^* +
$$

$$
- 2 r d_{AB} \Re \left( \xi_{opt} + \xi_{circ} \right)^* \xi_{opt} + r \sum_{k=0}^{K} \Delta_k |i_{\Sigma k}|^2 =
$$

$$
= r \left( \sum_{k=0}^{K} \Delta_k |i_{\Sigma k}|^2 - d_{AB} \xi_{opt}^2 + d_{AB} |\xi_{circ}|^2 \right) = p_{\text{loss}}^{\text{opt}} + r d_{AB} |\xi_{circ}|^2,
$$

where $p_{\text{loss}}^{\text{opt}}$ represents the minimum value of the total power dissipation in feeding loads $i_{Lk}, k = 1, \ldots, K$. From (4.15), the power loss in path $A-B$ may also be expressed in the simple form:

$$
p_{\text{loss}} = p_{\text{loss}}^{\text{opt}} + R_{AB} \left| \frac{v_A - v_B}{Z_{AB}} \right|^2,
$$

where $Z_{AB} = R_{AB} + jX_{AB}$ is the line impedance of path $A-B$.

The first addendum of (4.16) corresponds to the minimum distribution losses, which occurs in the optimum condition (4.12) and depends only on the load currents and their distribution along path $A-B$. The second addendum pertains to the circulation currents and
depends on the voltage difference between nodes $A$ and $B$. Equation (4.16) indicates that the minimum distribution losses occur when $v_A = v_B$ and the circulation current vanishes.

### 4.1.3 Locally Optimal Node Voltages

Consider now a radial section of a microgrid, sketched in Fig. 4-2, where active node $N$ links to surrounding active nodes $N_1, \ldots, N_K$ through distribution paths $L_1, \ldots, L_K$.

Let $\underline{v}_N$ be the voltage phasor of node $N$, $\underline{v}_k (k = 1, \ldots, K)$ those of surrounding nodes, and $\underline{i}_N$ the current injected at node $N$ by a local DG. Current $\underline{i}_N$ is equal to the sum of all terms corresponding to paths $L_1, \ldots, L_K$ and, on the light of (4.13), it can be written as:

$$
\underline{i}_N = \sum_{k=1}^K \underline{i}_{Nk} = \sum_{k=1}^K \underline{i}_{Nk}^{\text{opt}} + \sum_{k=1}^K \frac{v_N - v_k}{Z_k} = i_N^{\text{opt}} + i_N^{\text{circ}},
$$

(4.17)

where $Z_k = R_k + jX_k$ are the path impedances. Optimum current $i_N^{\text{opt}}$ depends on the loads distribution along paths $L_1, \ldots, L_K$, according to (4.12), while total circulation current $i_N^{\text{circ}}$ depends on the voltage differences between node $N$ and the surrounding nodes. By extending (4.16), the total distribution loss in paths $L_1, \ldots, L_K$ can be derived in the form:

$$
p_{\text{loss}} = \sum_{k=1}^K p_{k,\text{loss}} + \sum_{k=1}^K R_k \frac{|v_N - v_k|}{Z_k^2}.
$$

(4.18)

This local distribution loss is minimized if voltage $v_N$ takes the value:

$$
v_N^{\text{opt}} = \frac{\sum_{k=1}^K R_k v_k}{\sum_{k=1}^K R_k Z_k^2}.
$$

(4.19)
4.2 Control Approaches

If all distribution paths \( L_1, \ldots, L_N \) have the same impedance per unit of length, equation (4.19) simplifies in the form:

\[
\begin{align*}
\frac{v^\text{opt}}{N} &= \frac{1}{\sum_{k=1}^{K} \frac{1}{d_k}} \\
&\quad \sum_{k=1}^{K} \frac{v_k}{d_k}
\end{align*}
\]  

(4.20)

where \( d_k \) are the length of paths \( L_1, \ldots, L_K \).

Equations (4.19)-(4.20) give the value of node voltage \( \frac{v}{N} \) which minimizes the local distribution loss, setting therefore the basis for quasi-optimum control. In fact, each DG can compute its voltage reference by (4.19)-(4.20), provided that the parameters of distribution paths are given and that the surrounding node voltages are known by infra-node communication.

From the point of view of controlling the power injection of power sources, as compared to the approaches presented in Sec. 4.1.1 and Sec. 4.1.2, this method has some advantages:

- it requires only local knowledge of network topology and parameters; in a first approximation, controlling an active node requires only to know the neighbor nodes and their distance.
- it fits well with distributed control, since each active node performs independently and needs to communicate only with neighbor nodes.

By recalling (4.11), note also that minimizing the local distribution losses means that each load is fed by the power sources nearby. Thus, quasi-optimum control behaves similarly to optimum control, and local voltage stabilization is ensured also in this case.

### 4.2 Control Approaches

The approaches to distribution loss minimization described in the previous section can be employed to devise control techniques for electronics power converters connected to the distribution grids. These, described in more detail in [181], are outlined in the following subsections.
CHAPTER 4. THEORETICAL AND TECHNICAL BACKGROUND

4.2.1 Optimum Current Control

Equation (4.7) can be directly employed to control DGs in order to attain the minimum distribution loss. As previously shown, distribution losses are minimized when the loads are fed by neighboring power sources, so that the active and reactive current flow across the distribution lines reduces and the voltage drops on the line impedances reduce too. Besides, from the application point of view, it is worth noting the following facts.

- Applying the optimum control technique expressed by (4.7) requires a full knowledge on the microgrid, including topology, cables, loads, and generators, which is reasonable for medium-voltage distribution grids but may be difficult for low-voltage residential grids.

- The optimum control approach is well suited if all data are managed by a central control hub, while it is difficult to apply in presence of a distributed control environment, which is typical of smart microgrids.

- The DG active currents are usually constrained by the power available from local energy resources. However, optimum control can profitably be applied to reactive currents, which are only limited by the VA ratings of DGs.

For these peculiarities, the optimum control performance can be effectively regarded as a benchmark for any other control technique, whereas it poses some challenging issues from the point of view of the implementation, as shown in [183].

4.2.2 Distance-Based Control

Control approaches like the one referred to in the previous subsection, taking into account grid topology, with its parameters, and connection configurations, can bring to the optimal sharing of the power needs, but require a complete knowledge of the controlled system and involve onerous computations. Instead, on the basis of result (4.12), a control approach aiming at minimizing the distribution loss while avoiding overloading of DGs can be devised from a simplified and intuitive perspective.
4.2. Control Approaches

Indeed, (4.12) indicates that the distribution losses tend to decrease if each DG feeds the active and reactive power demanded by the loads nearby. A control method can therefore be devised in which the loads split their power demand among the different sources in inverse proportion of the distance. Such an approach, which only requires the knowledge of node-to-node distances, may be applied in both tree-shaped and meshed grids and leads to an operating condition very close to optimum [180]. Clearly, from the point of view of the implementation, a bidirectional communication link is needed between loads and generators.

This kind of distributed control, which shares a load among its neighboring sources in inverse proportion of the distance, is called *distance-based criterion*. Its basic principle of operation is now briefly described.

**Distance-Based Criterion**

Let $\dot{a}_l$ be the complex power absorbed at passive grid node $l$ ($l \in \{1, \ldots, L\}$) and be the complex power fed by the DG at the active node $n$ ($n \in \{1, \ldots, N\}$):

\[
\dot{a}_l = p_l + jq_l, \quad (4.21)
\]

\[
\dot{a}_n = p_n + jq_n. \quad (4.22)
\]

In a first instance, the control system shares the power demand $\dot{a}_l$ of each passive node among all active nodes (including the utility at PCC) in inverse proportion of their distances $d_{ln}$ from node $l$. Accordingly, the complex power $\dot{a}_n^n$ requested from passive node $l$ to active node $n$ is:

\[
\dot{a}_n^n = \dot{a}_l \frac{1}{d_{ln}^n} \left( \sum_{n=1}^{N} \frac{1}{d_{ln}^n} \right)^{-1}, \quad (4.23)
\]

therefore, each active node $n$ receives $L$ power requests by the loads connected at passive nodes, for a total amount:

\[
\dot{a}_n = \sum_{l=1}^{L} \dot{a}_l^n. \quad (4.24)
\]

Note that, in order to implement control algorithms (4.23)-(4.24), the knowledge of node-to-node distances is required. While the meaning of node-to-node distance is clear
and unique in tree-shaped networks, it may be ambiguous in meshed grids, where multiple paths can connect any pair of nodes. In practice, this ambiguity can be overcome by defining the node-to-node distance as the length of the shortest path connecting two nodes. By the way, this information may be obtained, for example, by using PLC ranging techniques based on time of arrival measurements \[185, 186\].

In \[180\] the sharing criteria described by (4.23)-(4.24) is enhanced to automatically take into account the finite power availability from distributed sources. In particular, this latter formulation of the algorithm allows to redistribute the exceeding power demand—with respect to the local power availability—to a particular source among other non-saturating sources. Further details concerning the description, analysis, and experimental verification of the distance-based control algorithm are reported in \[180\].

### 4.2.3 Surround Control

The *surround control* is a control algorithm that exploits (4.19)-(4.20) to define the behaviour of distributed sources. Its implementation may be supported by the token ring technique, in order to avoid detrimental interactions among sources. With this control technique, at each iteration of the surround control algorithm one particular source, chosen according to predefined priority criteria, is enabled while all the other sources are in a *hold* state, meaning that their control references are not varied. The source that is enabled acquires the phasors of the node voltages measured by the neighboring active nodes, and then computes the new locally optimal node voltage by using (4.19), or (4.20), and its new control reference. The actual control reference may be the calculated optimal voltage itself, or the power injection that corresponds to the desired optimum voltage, given the Thévenin equivalent seen at the output terminals of the particular source.

In order to implement the surround control, first of all, it is necessary to identify the active nodes in the microgrid. In residential settlements, active nodes physically coincide with the power meters of each prosumer (customer equipped with energy sources or energy storage capability). Furthermore, the following assumptions should be verified:

1. active nodes are capable of narrowband communication (e.g., by Power-Line Com-
4.3 Power Control of Distributed Energy Resources

Correspondingly, each active node cyclically addresses an inquiry to neighbor active nodes, which return their voltage and/or current phasors. The local controller then computes the voltage reference, as described above, and commits this reference to the DG.

4.3 Power Control of Distributed Energy Resources

The approaches described in the preceding paragraphs (i.e., optimum node currents, surround, distance-based approach) pursue the objective of feeding the load within a portion of distribution network by involving distributed resources so that the distribution loss is minimized. To this aim these approaches rely on distribution network models or complex measurement devices, which may not always be available, especially in low-voltage grids. Instead, a paradigm to selectively meet requirements given at the PCC of a distribution network without posing any exacting assumption is considered in this section. By this method, power needs are computed centrally and shared among the distributed resources in a predefined manner by means of instantaneous power commands. As shown in the succeeding chapters, this paradigm set the basis for the development of effective model-free control techniques.

In principle, a synergy in controlling the DGs by means of instantaneous power commands is possible only if power commands are additive, which means that they must refer to conservative power terms. For this reason, the instantaneous power terms defined by the Conservative Power Theory (CPT) [8] are considered herein and introduced in the following.
4.3.1 CPT Elemental Quantities

According to the CPT, for a generic $W$-phase network, the following instantaneous power quantities are defined:

$$\tilde{p}(t) = \mathbf{v} \cdot \mathbf{i}(t) = \sum_{w=1}^{W} v_w(t) i_w(t) \quad (4.25)$$

$$\tilde{q}(t) = \omega_f \tilde{\mathbf{v}} \cdot \mathbf{i}(t) = \omega_f \sum_{w=1}^{W} v_w(t) i_w(t) \quad (4.26)$$

where $\mathbf{v}$ and $\mathbf{i}$ are the vectors of instantaneous phase voltages ($v_w$) and currents ($i_w$) measured at a generic network port, $\tilde{\mathbf{v}}$ is the vector of unbiased voltage integrals (i.e., voltage integrals without DC component), $\omega_f$ is the fundamental angular line frequency, and symbol $\cdot$ means dot product. Note that computation of (4.25) and (4.26) requires integration over a line period ($T_f = 2\pi/\omega_f$) to eliminate DC terms; thus the unbiased voltage integrals $\tilde{\mathbf{v}}$ filling the vector $\tilde{\mathbf{v}}$ are low-pass filtered variables.

The average values $p$ and $q$ of the above quantities are the active and reactive powers, defined by:

$$p(t) = \langle v, i \rangle(t) = \frac{1}{T_f} \sum_{w=1}^{W} \int_{t-T_f}^{t} v_w(\tau) i_w(\tau) \, d\tau \quad (4.27)$$

$$q(t) = \omega_f \langle \tilde{v}, i \rangle(t) = \frac{\omega_f}{T_f} \sum_{w=1}^{W} \int_{t-T_f}^{t} \tilde{v}_w(\tau) i_w(\tau) \, d\tau \quad (4.28)$$

where $\langle \cdot, \cdot \rangle$ represents the mean value of the dot product.

4.3.2 Current and Power Decomposition

For a three-phase system under stationary operation the phase currents can be split into fundamental ($f$) and harmonic, or distortion, ($d$) terms. Further, the fundamental and harmonic terms can be split in positive-sequence ($p$), negative-sequence ($n$), and homo-polar, or zero-sequence, ($h$) components, namely:

$$i = i^f + i^d = i^{f,p} + i^{f,n} + i^{f,h} + \sum_{k=2}^{+\infty} (i^{k,p} + i^{k,n} + i^{k,h}) \quad (4.29)$$
4.3. Power Control of Distributed Energy Resources

where \( k \) indicates the harmonic order. It is easy to show that all current terms in (4.29) obey independently to the Kirchhoff’s Law applied to a generic node of the three-phase distribution network. In fact, harmonic terms cannot instantaneously balance the fundamental ones and, similarly, components of different sequences cannot balance with each other. Thus the Tellegen’s theorem applies, which means that it is possible to further split quantities \( \tilde{p} \) and \( \tilde{q} \), defined by (4.25) and (4.26), into conservative power terms related to sequence and harmonic components, that is:

\[
\tilde{p} = \sum_{k=1}^{+\infty} \left( \mathbf{v} \cdot \mathbf{i}^{k,p} + \mathbf{v} \cdot \mathbf{i}^{k,n} + \mathbf{v} \cdot \mathbf{i}^{k,h} \right) = \tilde{p}_{f,p} + \tilde{p}_{f,n} + \tilde{p}_{h},
\]

\[
\tilde{q} = \sum_{k=1}^{+\infty} \left( \mathbf{\tilde{v}} \cdot \mathbf{i}^{k,p} + \mathbf{\tilde{v}} \cdot \mathbf{i}^{k,n} + \mathbf{\tilde{v}} \cdot \mathbf{i}^{k,h} \right) = \tilde{q}_{f,p} + \tilde{q}_{f,n} + \tilde{q}_{h}.
\]

Decomposition (4.30) and (4.31) associate each current component to a conservative power and energy term and sets the basis for distributed approaches to the compensation of load imbalance, harmonics, and reactive power. In fact, the load imbalance seen at a generic port of a radial distribution system (e.g., at PCC) is compensated if the fundamental negative-sequence currents absorbed at that port is eliminated. This, in turn, can be achieved by instructing the downstream EPPs to feed the opposite of active power \( \tilde{p}_{f,n} \) and reactive power \( \tilde{q}_{f,n} \) measured at the port. Similarly, to mitigate distortion, DGs may be committed to feed the opposite of power terms \( \tilde{p}_{d} \) and \( \tilde{q}_{d} \).

Note finally that the average value \( q^{p} \) of instantaneous reactive power \( \tilde{q}^{p} \) coincides with usual reactive power definition, which is associated to positive-sequence fundamental currents only. Thus, compensating for instantaneous quantity \( \tilde{q}^{p} \) causes the reactive power to vanish.

The advantage of driving the DGs by power commands, instead of current commands, is that power terms (4.30) and (4.31) are not affected by voltage and phase shift caused by transformers. Instead, they can be affected by the power loss and energy storage in line impedances. This phenomenon is marginal at fundamental frequency, but becomes increasingly relevant at higher frequencies, thus significantly reducing the effectiveness of the above compensation approach beyond few hundred Hz.
4.3.3 Compensation Based on Instantaneous Power Terms

In order to generate the power commands for distributed DGs, the central controller processes the voltage and current data measured at PCC ($v_{PCC}$, $i_{PCC}$), or at any other node requiring compensation. Let $i_{PCC}^{rms}$ be the collective rms value of the currents at PCC, defined by:

$$i_{PCC}^{rms}(t) = \sqrt{\sum_{w=1}^{W} i_{PCC,w}^{rms}^2(t)} = \sqrt{\sum_{w=1}^{W} \frac{1}{T_f} \int_{t-T_f}^{t} i_{PCC,w}^2(\tau) \, d\tau}.$$

Since sequence and harmonic terms are orthogonal to each other, term $i_{PCC}$ can be split as:

$$i_{PCC}^{rms} = \sqrt{i_{PCC}^{rms,p}^2 + i_{PCC}^{rms,n}^2 + i_{PCC}^{rms,h}^2 + i_{PCC}^{rms,d}^2}.$$

Correspondingly, the apparent power $a_{PCC}$ can be decomposed as:

$$a_{PCC} = v_{PCC}^{rms}i_{PCC}^{rms} = \sqrt{p_{PCC}^2 + q_{PCC}^2 + n_{PCC}^2 + h_{PCC}^2 + d_{PCC}^2},$$

where, by indicating with $\phi^p$ the phase shift of positive-sequence currents, the power terms in (4.34) are defined as:

$$p_{PCC} = v_{PCC}^{rms}i_{PCC}^{rms} f_p \cos \phi^p \quad \text{active power} \quad (4.35)$$

$$q_{PCC} = v_{PCC}^{rms}i_{PCC}^{rms} f_p \sin \phi^p \quad \text{reactive power} \quad (4.36)$$

$$n_{PCC} = v_{PCC}^{rms}i_{PCC}^{rms} f_n \quad \text{unbalance power} \quad (4.37)$$

$$h_{PCC} = v_{PCC}^{rms}i_{PCC}^{rms} f_h \quad \text{homo-polar power} \quad (4.38)$$

$$d_{PCC} = v_{PCC}^{rms}i_{PCC}^{rms} f_d \quad \text{distortion power} \quad (4.39)$$

Given power terms (4.35)-(4.39), the central controller defines the goal of compensation, namely, the relative amounts $\gamma_q$, $\gamma_n$, and $\gamma_d$ of, respectively, reactive, unbalance, and distortion power to be eliminated. The instantaneous compensation power commands are then
4.3. Power Control of Distributed Energy Resources

generated as:

\[
\bar{p}_{\text{comp}} = -v_{f,p}^{i_{PCC}} \cdot (\gamma_n \bar{i}_{f,n}^{i_{PCC}} + \gamma_d \bar{i}_d^{i_{PCC}}), \quad (4.40)
\]

\[
\bar{q}_{\text{comp}} = -\omega_f \bar{w}_{f,PCC} \cdot (\gamma_q \bar{i}_{q,p}^{i_{PCC}} + \gamma_n \bar{i}_{f,n}^{i_{PCC}} + \gamma_d \bar{i}_d^{i_{PCC}}). \quad (4.41)
\]

Observe that in (4.40)-(4.41) only the fundamental positive-sequence voltages are considered. This is because DGs cannot compensate for the voltage asymmetry and distortion which are inherent to the mains, but only for those generated by the loads fed by the distribution grid. To depurate the effects of the source non-ideality, power commands (4.40)-(4.41) are created by considering only the fundamental positive-sequence voltages measured at PCC \(v_{PCC}^p\) in place of total voltages \(v_{PCC}\). This avoids the risk to generate instabilities by trying to compensate voltage components which are outside our control capability.

Power commands (4.40)-(4.41) are then shared among EPPs depending on their power capability and distance from the loads requiring compensation. In this way, the compensation duty is primarily demanded to the EPPs that are closer to the disturbing loads, thus minimizing any useless power flow in the distribution lines and eventually improving the distribution efficiency.

In the following homo-polar power terms are disregarded. In fact, zero-sequence voltages at PCC are usually negligible. Moreover, homo-polar currents are often eliminated by MV/LV transformers and can be compensated only on a local basis.

4.3.4 Actual Power Commands Generation

In order to properly instruct the distributed EPPs for selective compensation, the central controller processes separately the positive- and negative-sequence power terms for each current harmonics. As shown before, in fact, these power terms are independent from each other and convey the information needed to selectively compensate the corresponding harmonic sequence components.

Let \(a^*\) be the positive-sequence operator, \(a^*\) the negative-sequence operator (i.e., the
complex conjugate of \( a \), \( 1 \) the unity vector (homo-polar operator), defined by:

\[
\begin{bmatrix}
1 \\
e^{-j\frac{2\pi}{3}} \\
e^{j\frac{2\pi}{3}}
\end{bmatrix}, \quad \begin{bmatrix}
1 \\
e^{j\frac{2\pi}{3}} \\
e^{-j\frac{2\pi}{3}}
\end{bmatrix}, \quad 1 = \begin{bmatrix} 1 \\ 1 \end{bmatrix}.
\] (4.42)

Assuming that all DGs share the same time reference, let’s define the rotating reference vector \( \dot{r}^k \) at the \( k \)-th harmonic as:

\[
\dot{r}^k = e^{j\omega ft} = \cos k\omega ft + j \sin k\omega ft.
\] (4.43)

Any set of three-phase variables \( x_n \), measured at generic grid node \( n \), can therefore be represented by the phasors of its harmonic sequence components (whose amplitude is the rms value), defined by:

\[
x_{k,p}^n = \sqrt{2} \frac{3}{3} \langle x_n, a \cdot \dot{r}^k \rangle,
\] (4.44)

\[
x_{k,n}^n = \sqrt{2} \frac{3}{3} \langle x_n, a^* \cdot \dot{r}^k \rangle,
\] (4.45)

\[
x_{k,h}^n = \sqrt{2} \frac{3}{3} \langle x_n, 1 \cdot \dot{r}^k \rangle.
\] (4.46)

In applying (4.44)–(4.46), recall that the scalar product of two complex vectors equals the first vector times the complex conjugate of the second vector.

Conversely, given the phasors of the harmonic sequence components, the variables in the time domain can be obtained by applying the inverse relations (symbol \( \Re \) means real part):

\[
x_{k,p}^n = \Re \left( \sqrt{2} \frac{3}{3} \langle x_n, a \cdot \dot{r}^k \rangle \right)
\] (4.47)

\[
x_{k,n}^n = \Re \left( \sqrt{2} \frac{3}{3} \langle x_n, a^* \cdot \dot{r}^k \rangle \right)
\] (4.48)

\[
x_{k,h}^n = \Re \left( \sqrt{2} \frac{3}{3} \langle x_n, 1 \cdot \dot{r}^k \rangle \right)
\] (4.49)
4.3.5 Harmonic Sequence Compensation Commands

Based on previous definitions, the central controller determines by (4.44)-(4.46) the positive and negative sequence components of every \((k\text{-th})\) harmonic term of the currents measured at PCC, including the fundamental, as:

\[
\begin{align*}
\ell_{PCC}^{k,p} &= \frac{\sqrt{2}}{3} \langle \ell_{PCC}, a \cdot r^k \rangle, \\
\ell_{PCC}^{k,n} &= \frac{\sqrt{2}}{3} \langle \ell_{PCC}, a^* \cdot r^k \rangle.
\end{align*}
\]  

(4.50)

As said before, the homo-polar terms are neglected. Similarly, the fundamental positive-sequence phasor of the voltages at PCC is determined as:

\[
v_{PCC}^{f,p} = \frac{\sqrt{2}}{3} \langle v_{PCC}, a \cdot r^f \rangle = v_{PCC}^{rms,f,p} e^{j \phi_{PCC}^{f,p}}.
\]  

(4.51)

To compensate for the power terms \(\dot{a}_{n}^{k,p}\) and \(\dot{a}_{n}^{k,n}\) assigned by the central controller, the DG must provide the current terms:

\[
\begin{align*}
\dot{i}_{n}^{f,p} &= \left( -\frac{a_{n}^{k,p}}{v_{n}^{k,p}} \right)^*, \\
\dot{i}_{n}^{f,n} &= \left( -\frac{a_{n}^{k,n}}{v_{n}^{k,n}} \right)^*.
\end{align*}
\]  

(4.52)

The DG current references \(i_{n}^{ref}\) are finally obtained by converting (4.52) in the time domain, namely:

\[
\begin{align*}
i_{n}^{ref} &= \sum_{k=1}^{K} \left( i_{n}^{ref,k,p} + i_{n}^{ref,k,n} \right) = \sum_{k=1}^{K} \sqrt{2} \Re \left( i_{n}^{k,p} a + i_{n}^{k,n} a^* r^k \right),
\end{align*}
\]  

(4.53)

where \(K\) is the order of the highest harmonic to be compensated. These current references are executed by the DG according to usual current control techniques.

In general, compensation of distortion power is less effective for high-frequency harmonics. In fact the line impedances increase with frequency, causing higher voltage drops which affect control accuracy. For this reason, the proposed control method is applicable only to compensate for harmonic distortion in the lower frequency range (few hundred Hz).
4.4 Summary

The chapter lays out the theoretical considerations at the basis of the work presented in the following chapters. The issue of distribution loss minimization is analyzed from both a global and local perspective. Three control techniques applicable to smart microgrids are discussed, highlighting the main advantages and disadvantages of specific approaches. Optimum and quasi-optimum control approaches are described, which attain maximally efficient operating regimes, but require knowledge on grid topology and parameters, or relies on critical measurements. The distance-based control has been proposed to relax these requirements while retaining beneficial effects on distribution efficiency. The distance-based control uses conservative power quantities, which can be univocally interpreted by units that are geographically distributed, for both measure the loading condition of the microgrid and to commit control signals to DGs. Though, in general, local constraints (e.g., inverter saturation) are difficult to fit in the control scheme and, in addition, none of the approaches is totally independent of critical information.

In the final part of the chapter, a paradigm for the control of DGs based only on power quantities is introduced, which enables control approaches not to rely on microgrid’s models nor on strict synchronization on measurement or control processes.
Chapter 5

Low-Voltage Microgrid Architecture

This chapter introduces the microgrid architecture that is proposed to coordinate the operation of distributed resources in low-voltage grids. The aim of the architecture is to enable low-voltage grids to efficiently support the functionalities that characterize smart microgrids, such as, high distribution efficiency, demand response, isolated operation, improved power quality at PCC.

The first part of the chapter describes the master/slave architecture with its constituting components. A general control framework for the control of distributed energy resources based on the power control paradigm defined in Sec. 4.3 is proposed to be applied to the master/slave architecture. In the second part of the chapter, the utility interface, which plays a key role for the microgrid while operating isolated from the mains, is presented and analyzed.

5.1 Master/Slave Architecture

The microgrid scenario considered herein concerns low-voltage networks with high penetration of DERs. The microgrid structure proposed to efficiently use the available resources is outlined in Fig. 5.1. There, DERs are interfaced to the distribution network by means of so-called energy gateways, and the microgrid is interfaced to the utility by means of a utility interface; an information and communication technology (ICT) infrastructure that links the resources is assumed to be available for slow-speed data collection and data exchange.
5.1. Master/Slave Architecture

**Figure 5-1**: Considered microgrid scenario.

**Figure 5-2**: Master/slave microgrid architecture.
The microgrid architecture proposed to manage the delineated scenario is shown in Fig. 5-2. The figure highlights the two layers composing the microgrid architecture: the electrical layer and the cybernetic layer. The electrical layer represents the electrical infrastructure, which comprises, in particular, the mains, the distributed energy resources, and the electrical distribution network. The cybernetic layer represents the ICT infrastructure needed for the monitoring and control of the electrical layer, and comprises the sensors, the computation units, and the communication modules and links.

The main devices constituting the architecture are described in detail in the following.

• **Utility Interface (UI).** The UI is an electronic power processor equipped with energy storage and connected at the point of common coupling (PCC) of the microgrid with the utility. In grid-connected mode, the UI performs as a voltage-driven voltage support source synchronized with the mains, while in islanded mode it becomes the voltage-forming device for the whole microgrid (see Sec. 2.3.1). The UI constitutes by itself a controllable energy resource that can be employed to improve the microgrid behavior seen by the mains. To that purpose, the local control unit of the UI may interact with other intelligent devices via the cybernetic layer.

• **Energy Gateway (EG).** An EG is a distributed energy resource that can be controlled to contribute to microgrid power needs. In addition to the energy resource, which can be a combination of renewable sources and storage devices, an EG is equipped with a local control unit (LCU) and an electronic power processor (EPP). Its structure can be the one represented in Fig. 3-1. The local control unit collects all the quantities needed to determine the state of the local resources and generates the reference set-point of the power to be injected to the grid. The references calculated by the local control unit are then actuated by the EPP, which electrically interfaces the energy resources to the grid. The EG interacts through the EPP with the electrical layer, and through the local control unit with the cybernetic layer. A node connecting an EG to the grid is referred to as an active node.

• **Passive nodes.** The remaining nodes that host passive devices, namely, link-up loads only, are referred to as passive nodes. Though not necessarily endowed with any
5.1. Master/Slave Architecture

particular kind of intelligent measurement or control device, passive nodes may be equipped with smart meters (SM) performing local measurements and handling one-way communication to a centralized microgrid controller.

In the cybernetic layer displayed in Fig. 5-2, a master/slave control is considered to supervise the operation of the controllable devices introduced above, namely, the UI and the EGs. It is assumed that the microgrid’s master controller (MC) is deployed in the UI, whereas the EGs, which are geographically distributed, play the role of the slave agents. The master unit (i.e., the MC) can communicate with the slave units (i.e., the EGs) via a communication channel (e.g., via power-line communication).

5.1.1 General Control Principle

In the proposed microgrid architecture it is assumed that the UI permanently performs as a voltage source while EGs are driven as current sources. In grid-connected operation the UI behaves as grid-supporting voltage source and can implement ancillary control functions (e.g., management of UI’s energy storage, compensation of residual load unbalance and distortion). Since the power balance is ensured by the mains, the local control needs may prevail, and each active node makes available only its residual power and energy capacity for microgrid control. In spite of this limitation, the power flow from EGs can be adjusted by the MC to meet global needs (e.g., grid voltage stabilization, power loss minimization, peak power shaving, demand response, day-ahead planning, low-voltage ride through).

A different scenario occurs in islanded operation, during transitions from on-grid to off-grid, and under black start. In these cases, the UI acts as grid-forming voltage source, and the MC manages the entire energy reserve of the microgrid to ensure power balance. The EGs keep behaving as current sources, but the whole energy generated and stored locally is made available to sustain microgrid operation. The EGs can also be driven to a controlled overload condition to meet temporary energy constraints.

In all cases the distributed units cooperate to fulfill microgrid’s needs. However, while

1 A detailed investigation about the feasibility of such approaches in terms of the performance required to the communication channel is provided by Angioni et al. in [187], referring to, specifically, the Long-Term Evolution (LTE) technology.
in grid-connected operation local requirements may prevail, in any other operating condition the microgrid needs are given higher priority. This change of priority does not require modification of control algorithms; it is simply determined by the MC, which knows the overall power capacity of DERs, by properly assigning power commands to EGs.

5.1.2 General Control Structure

A general structure of the control algorithm is defined as follows. At the beginning of each control period $T$ (lasting few line cycles) the MC in the UI polls all the nodes of the microgrid. The active nodes return the values of active and reactive power which are available for microgrid control, while passive nodes may return their active and reactive power consumption. More in detail, the data packet sent by the $n$-th EG to MC includes:

1. the power rating of the grid-tied electronic power processor ($a_n$);
2. the active and reactive power ($p_n, q_n$) exchanged with the grid;
3. the active and reactive power ($p_l, q_l$) absorbed by local loads;
4. the estimated active power $\hat{p}_n$ generated by local power sources;
5. the estimated maximum additional energy that can be stored in the ES unit ($\hat{e}_{\text{in}}^{S,n}$) and maximum energy that can be extracted from the ES unit ($\hat{e}_{\text{out}}^{S,n}$);
6. the estimated upper and lower limit ($\hat{p}_{n,\text{min}}, \hat{p}_{n,\text{max}}$) of the active power deliverable by the EG, including ES power limits ($\hat{p}_{\text{in}}^{S,n}, \hat{p}_{\text{out}}^{S,n}$), local constraints on admissible power injection at the node, other needs that are specific to the particular node.

The same data structure can be used for passive nodes, by disregarding the fields related to power generation. Fig. 5-3 represents schematically the generic structure of an EG and reports all the relevant parameters; management algorithms may use all, or a subset of, these parameters for control purposes.

After collecting data from all the nodes, the MC can compute a set of quantities defining the power and energy state of the microgrid. The MC then executes a control algorithm that depends on the operating mode (grid-connected or islanded) and the relative amount
5.1. Master/Slave Architecture

The generated and absorbed power. To that purpose, the MC computes the total power consumed \( p_{l,tot} \) and the range of power that can be generated \( (\hat{p}_{l,tot}, \hat{p}_{l,tot}^{\min}, \hat{p}_{l,tot}^{\max}) \) within the microgrid as:

\[
p_{l,tot} = \sum_{l=1}^{L} p_{l}, \quad \hat{p}_{n,tot} = \sum_{n=1}^{N} \hat{p}_{n}, \quad \hat{p}_{n,tot}^{\min} = \sum_{n=1}^{N} \hat{p}_{n}^{\min}, \quad \hat{p}_{n,tot}^{\max} = \sum_{n=1}^{N} \hat{p}_{n}^{\max}.
\] (5.1)

and identify the most appropriate control action to be demanded to EGs. The following cases are identified.

**Grid-connected operation**

In this case, power control is non-critical since the mains ensure the power balance. Thus the LCUs of EGs can choose the power to deliver, their actual choice being dependent on the kind of local power source and energy needs. In fact, renewable energy sources (e.g., wind or PV) should be fully exploited, while cost/benefit issues can drive the choice for other types of sources (e.g., small hydro, fuel-cells, gas turbines). In any case, EGs can feed reactive power to support loads demand, so that to reduce distribution losses, improve node voltage stability, and increase the power factor at PCC. By request of the MC, EGs can also adjust their active power flow. This can be done to meet special needs of the microgrid (e.g., voltage support, thermal limitation in feeders, intentional islanding conditions), or to respond to requests from the utility (e.g., demand-response).
Islanded Operation

In this case the power balance must be ensured within the microgrid. Two situations can be distinguished.

- **Over-generation** ($\hat{p}_{n,tot} > p_{l,tot}$). In this situation, the total power generated by distributed sources exceeds the loads consumption. Under steady-state conditions, the extra-power is stored in distributed ES devices according to their state of charge, and the EGs are driven accordingly.

  Under transient conditions, the dynamic power unbalance is temporarily faced at the expense of the energy stored in the UI, since the UI acts as voltage source and automatically fulfills every dynamic power request. However, within few line cycles the EGs power commands are adapted to the new situation and the load power demand is shared among DERs. The state of charge of the UI’s energy storage is promptly restored to ensure the capability to face new transients.

  If over-generation lasts too long, the power generated by renewable sources is scaled down to meet the actual power consumption, according to a suitable sharing criterion. Within their kVA ratings, the EGs can also feed reactive power to meet load demand and stabilize node voltages.

- **Under-generation** ($\hat{p}_{n,tot} < p_{l,tot}$). In this situation, the power generated within the microgrid is not enough to fulfill the demand from loads. The power balance must therefore be ensured by taking advantage of the distributed ES units, according to their energy availability. Clearly, this kind of operation can be maintained for a limited time. Then, non-priority loads must be disconnected to prevent full discharge of ES units and, in particular, of UI’s energy storage. Also in this case, EGs can feed reactive power, within their power capability, in order to stabilize node voltages and reduce distribution losses.

The control structure described above is represented in Fig. 5-4.
5.1. Master/Slave Architecture

![Figure 5-4: Master/slave control principle.](image)

### 5.1.3 Relations with IEEE Standard P2030.2

From the implementation point of view, it is worth mentioning the forthcoming IEEE standard P2030.2 [188], concerning the interoperability of energy storage systems integrated with the electric power infrastructure. The main energy storage applications classified by the standard, namely, the power, the capacity, and the energy applications, are relevant to the architectural and management frame introduced above. In particular, the UI falls into the category of power applications, which are characterized in providing high power output for relatively short periods of time (a few seconds to a few minutes) in case of transient and temporary imbalance. The EGs fall into the category of capacity applications, which are characterized in requiring relatively limited amount of energy storage, feature employed to defer or to reduce the need for other equipment. Finally, energy application services, featuring the possibility to supply relatively large amounts of energy for an extended period of time (minutes to hours), are provided by the aggregation of all the EGs.

Furthermore, the functionalities included in the architecture find correspondence in the functionalities regulated by the standard. Indeed, most of the functionalities performed by the algorithm are therein mentioned and classified, like, for example, the load following functionality at the PCC of the microgrid, the enhanced electric service reliability (shield-
ing the local loads from issues in the main grid by operating in the islanded mode), the transmission congestion relief during periods of peak production, the filtering of the intermittent power generation profile at PCC (i.e., renewable capacity firming).

The standard is therefore pertinent to the considered application, offering an official means to define and eventually implement the various aspects of the specific architecture that are related to the power system, the communication, and the information technology interoperability.

5.1.4 Comparison with Droop-Based Approaches

The microgrid architecture considered here significantly differs from those based on the droop control. Droop control [77] represents the most known method to control parallel connected sources. It has been widely investigated in the literature [189], employed in industrial applications, and, recently, in AC and DC experimental microgrids [67, 166]. In a power system composed of multiple loads and sources the main advantage of the droop control is the possibility to share the load power needs among generators without requiring any explicit communication among the units. Another peculiar advantage is the intrinsic redundancy of such a scheme, since all the converters operate as voltage sources with the same control algorithm, so that the failure of a subset of the generators does not compromise the integrity of the system. These advantageous features are not present in the considered approach. In particular, the functionalities performed by the UI (chiefly the islanded operation) cannot be fulfilled if the UI is damaged, even though the control algorithm may actually keep a proper control of EGs during grid connected operation. On the other hand, the conventional droop control presents some disadvantages that may not appear in the considered architecture, such as non-constant magnitude and frequency of the grid voltage, sensitiveness to grid parameters, limited circulating and harmonic current controllability, limited accuracy in reactive power sharing (specially in grids with high $R/X$ ratios), and slow response times. These issues are not present in the considered architecture.

Finally, for what concerns the proposed architecture, it is also worth remarking that:
5.2 Utility Interface

- the need for a communication infrastructure is not a critical aspect in the considered scenario, indeed the presence of communication is a key feature of smart microgrids [169,190];

- a communication loss does not jeopardize the system: a loss of communication simply downgrades an EG to a standard current controlled source (which can maintain its local control functionalities);

- the need of communication does not represent a disadvantage with respect to other control techniques (e.g., see [126,160]) whose final application requires a communication network for effective operation.

5.2 Utility Interface

In the master/slave architecture the role of the UI is crucial to assure smooth operation of the microgrid [59,191] and to solve some open problems, in particular, the management of black starts, that is, when the microgrid starts up without grid support, and unintentional islanding, that is, when the mains suddenly disconnects itself and the microgrid stands alone. In this section the control requirements of the UI are stated and an instance of UI is proposed and designed.

The typical configuration of the UI is shown in Fig. 5-5(a). It is located at the PCC between the utility grid and the microgrid, namely, at the output terminals of the step-down power transformer feeding the 4-wire low-voltage distribution grid. The UI is made up of: three-phase grid-connected inverter with line-side \( LC \) filter, to provide low output impedance at high frequency; a storage device for power application that enables the control of the power flow at the PCC; a local control unit. Within the master/slave architecture the MC can be deployed in the local control unit of the UI, which collects data from the utility and the microgrid and computes control commands for the UI itself and, possibly, for EGs.

The following subsections consider a multi-functional control system for the UI that can provide all the needed features, namely:
CHAPTER 5. LOW-VOLTAGE MICROGRID ARCHITECTURE

(a) Connection scheme.

(b) Equivalent simplified model.

Figure 5-5: The utility interface.
• operation as grid-supporting voltage source, capable of compensating reactive, unbalance, and distortion currents drawn by the loads during grid connected operation;

• operation as grid-forming voltage source, setting the voltage and frequency for the entire microgrid during islanded operation;

• operation as active smoothing device, ensuring soft transitions even for unintentional islanding or black start, during the transition to islanded operation.

• operation as active decoupling device, avoiding perturbations to propagate from load to supply and vice-versa.

These features extends those of usual line-interactive UPS systems [37] and allow effective and fast interaction between utility and microgrid.

5.2.1 Utility Interface Control Principle

For simplicity, let us consider the equivalent single-phase (phase-to-neutral) representation of the UI shown in Fig. 5-5(b). The utility supplies AC voltage $e_G$ through impedance $Z_G$ made of a series resistive component $R_G$ and a series inductive component $L_G$. The UI inverter feeds AC current $i_L$ through filter inductance $L$. This current is partially absorbed by shunt filter capacitor $C$, and partially flows to the PCC ($i_{UI}$), where load current $i_{MG}$ is drawn.

As mentioned before, the UI must perform as a voltage source with low internal impedance, so that to be capable of sustaining fast power changes. A voltage control loop is therefore needed, complemented by a fast internal current loop to improve dynamic response and prevent over-currents. A slow external current loop is also needed that, in the long term, adjusts the inverter currents so as to compensate for voltage harmonics, load unbalance, and reactive power.

A single-phase, equivalent scheme of UI control is sketched in Fig. 5-6. It includes the three control loops mentioned above. The outer current loop has a limited bandwidth (few Hz) and enforces line current $i_G$ to track reference $i^*_G$ at low frequency, for compensation purposes. The intermediate voltage loop has a wider bandwidth (a few hundred Hz), and
enforces phase voltage $v_{MG}$ to track reference $v_{MG}^*$ in the mid-frequency range, thus providing the voltage source feature required by the UI. The inner current loop has a large bandwidth (a few thousand Hz), and enforces inverter current $i_L$ to track reference $i_L^*$ in the high-frequency range. In the following, it is assumed that this loop performs almost ideally, in particular, that the transfer function between $i_L^*$ and $i_L$ $[W_{i_L}^*]$ in Fig. 5-6] is nearly unity; Ch. 6 is dedicated to high performance current controllers that easily fulfill this assumption. Note that actual voltage reference $v_{MG}^*$ is obtained from the estimate of the utility voltage $e_G^*$ (specified in next section) by subtracting voltage error $\Delta v_{MG}^*$, which is derived by amplifying the line current error $e_i = i_G^* - i_G$.

The proposed control structure allows soft transitions from grid connected to islanded operation. To this purpose, it is sufficient to set line current reference $i_G^*$ to zero; within the response time of the external loop, the line current vanishes and the voltage loop brings the PCC voltage at reference value $v_{MG}^*$. In case of non-intentional islanding the behavior is the same, with the additional delay time needed to detect the islanded condition.

In general the control performs as follows.

- In grid connected operation, the UI performs as a grid-supporting voltage source and the UI output voltage $v_{MG}$ is adjusted to enforce line current $i_G$ to track reference $i_G^*$. If $i_G^*$ is properly chosen (purely sinusoidal positive-sequence), a slow control action occurs, which removes the reactive and unbalance current terms at the fundamental frequency, thus improving the power factor at PCC. Moreover, if the voltage loop is fast enough and grid current regulator $Z_i$ is appropriately designed, voltage error $\Delta v_{MG}^*$ drives the inverter to compensate for the harmonic currents that may be generated by the load, thus reducing the THD as well.
• In islanded operation, line current $i_G$ and reference $i^*_G$ vanish, so that error signals $\epsilon_{i_G}$ vanishes too and inverter voltage reference $v^*_MG$ coincides with $\epsilon^*_G$. Therefore, the UI performs as a grid-forming unit and keeps the PCC voltage at the specified amplitude and frequency. Controller $Y_v$ must damp the oscillations caused by the resonance of filter capacitor $C$ with the series inductive component $L_G$ of $Z_G$. Moreover, it must provide enough control bandwidth to preserve the voltage purity at PCC in spite of load current harmonics.

• The transitions from grid connected to islanded operation run smoothly since control discontinuities are prevented. This is obtained by driving to zero the voltage error $\Delta v^*_MG$.

5.2.2 Control Structure Analysis

In this subsection the main transfer functions needed to design the controllers of the block scheme in Fig. 5-6 are determined.

Let’s consider first the resonant loop shown in the upper-right part of Fig. 5-6 and derive the transfer functions from input $i_L$ to outputs $v_{MG}$ and $i_G$ in the form $G_{\text{out}}^{\text{in}}$:

$$G_{v_{MG}}^{i_L}(s) = \frac{Z_G}{1 + sZ_GC}, \quad (5.2)$$

$$G_{i_G}^{i_L}(s) = \frac{1}{1 + sZ_GC}. \quad (5.3)$$

Then, let’s consider the voltage control loop and determine the closed-loop transfer functions between input $v^*_MG$ to output $v_{MG}$ in the form $H_{\text{in}}^{\text{out}}$:

$$H_{v_{MG}}^{v^*_MG} = \frac{Y_v W_{i_L}^{i_L} G_{i_L}^{v_{MG}}}{1 + Y_v W_{i_L}^{i_L} G_{i_L}^{v_{MG}}} \quad (5.4)$$

where $W_{i_L}^{i_L}$ is the closed-loop transfer function of the inner inductor current control loop. As discussed in [192], $W_{i_L}^{i_L}$ can be modeled by a low-pass filter or a pure delay. The effect of the static gain and cut-off frequency parameters of $W_{i_L}^{i_L}$ are evaluated in Fig. 5-9.

Finally, the closed-loop transfer function of the outer grid current control loop can be
expressed in the form $W_{in}^{out}$ as:

$$W_{iG}^{iG} = \frac{Z_i H_{vMG}^*}{1 + \frac{Z_i H_{vMG}^*}{Z_G}}$$

(5.5)

In (5.4) and (5.5), the terms $Y_v$ and $Z_i$ are, respectively, the regulator of the intermediate voltage control loop and the outer grid current control loop. These regulators can be designed on the basis of the open voltage control loop and the open grid current control loop transfer functions.

Note that all transfer functions depend on line impedance $Z_G$, that can be estimated from the short circuit impedance of MV/LV transformer and distribution line impedance, measured off-line, or measured on-line by using techniques like the one described in [128].

5.2.3 Control Design

On the basis of the previous considerations, it is possible to show that by a design of control parameters and selection of current and voltage references, the UI can provide all the required features. In general, the control of multifunctional grid-tied converters for microgrid applications is a delicate subject. The main aspects to be tackled in the design are steady-state accuracy, large-signal dynamic response, stability robustness, and grid synchronization [10, 11]. Various approaches have been analyzed in the literature to address the various aspects. In [87] it is shown that, for voltage controlled VSI, a PID plus resonant controller provides satisfactory behavior over a wide range of operating modes, while grid current feed-forward and load current feed-forward can degrade stability in particular load conditions. Instead, [115] proposes the analysis and design of synchronous reference frame controllers (SRFC) applied to single-phase VSIs. Though the advantages of this approach are, in general, still not well defined, the paper shows that SRFC, combined with capacitor current active damping, grid voltage feed-forward, and multi-resonant harmonic compensation, can lead to effective solutions. In [84, 90] the $H_\infty$ design approach combined with repetitive controllers is applied for robust control of grid-tied voltage controlled VSIs. As concerns grid synchronization, new PLL-free synchronization strategies
5.2. Utility Interface

![Bode plot of the open loop gain of UI voltage control loop.](image)

**Figure 5-7:** Open loop gain of UI voltage control loop.

have been recently proposed and implemented [21, 66]; nevertheless, solutions based on conventional SRF-PLL still attract interest for their flexibility.

All that considered, the devised UI control scheme is shown in Fig. 5-6. The considered implementation took advantage of the fixed frequency digital hysteresis controller outlined in Sec. 6.1 and detailed in [109] for the current loop and a PID regulator for the intermediate voltage loop. Other large bandwidth solutions for the current regulator, like a dead-beat controller, can be equally effective in providing the expected performance. The reference for the voltage loop is obtained from grid voltage reference $e^*_G$ corrected by term $\Delta v^*_{MG}$, which is generated by grid current controller $Z_i$ so as to regulate the current absorption at PCC. Controller $Z_i$ is implemented as in Fig. 2-1 [84], and integrates a repetitive filter tuned to grid frequency to minimize the steady-state tracking error.

Finally, a synchronous reference frame phase locked loop (SRF-PLL) is used to estimate the fundamental grid voltage $\tilde{E}_G$ and angular frequency $\tilde{\omega}$ for automatic tuning of the repetitive controller.

For the design of regulators $Y_v$ and $Z_i$, shown in Fig. 5-6, lets consider the islanded operation with no load. In this situation, assuming that $W_{L}^{iL}$ in the frequency range of interest for the design of voltage regulator $Y_v$, a suitable PID regulator can easily be devised. Then, its performance should be verified also in the grid-connected case. Fig. 5-7 shows the Bode plots of the open loop gain obtained by a PID regulator with target phase margin, during islanded operation with no load, of $70^\circ$ and crossover frequency of 1.5 kHz.
CHAPTER 5. LOW-VOLTAGE MICROGRID ARCHITECTURE

At this point it is possible to define the outer current control loop regulator $Z_i$. To that purpose, let’s refer to transfer function:

$$H_{\Delta v_{MG}}^G = \frac{Y_v W_{i_L} i_L G_{v_{MG}}}{1 + Y_v W_{i_L} i_L G_{v_{MG}}} \cdot \frac{1}{Z_G} = \frac{Y_v W_{i_L} i_L G_{v_{MG}}}{1 + Y_v W_{i_L} i_L G_{v_{MG}}}.$$

To select the regulator, it is firstly convenient to consider the two principal control objectives of the control loop. The main one is to control the power flow at PCC; the second, ancillary, is to compensate the harmonic currents at PCC in the steady-state. These two goals can be accomplished by the use of a repetitive controller tuned to grid frequency. The implementation of the repetitive controller is shown in Fig. 2-1 and has the form described in [84, 193]:

$$R(s) = \frac{1}{1 - G_R(s)e^{-sT_r}}, \quad G_R(s) = \frac{1}{1 + s\tau_p},$$

where $G_R$ is a first order low pass filter that has the effect of limiting the resonances of $R$ at high frequencies, thus preserving the stability of the final system, as mentioned in Sec. 2.2.1. As shown in [84], or by considering the minima of the denominator magnitude, the filter $R$ resonances can be located close to the frequencies:

$$f_{r,k} = \frac{k}{T_r + \tau_p}, \quad k \in \{0, 1, \ldots, \infty\}.$$

Note that delay $T_r$ can be adjusted to effectively tune the filter resonances to grid frequency. Fig. 5-8 shows the open loop gain of the outer current control loop, where is set to 1 ms. The stability of the system can be verified by inspection of the Bode plot, as in [11].

Effects of Current Controller and Grid Impedance

System stability in islanded operation. The effectiveness of the voltage control loop is crucial while the UI operates islanded from the mains. Therefore, the voltage control loop is here evaluated considering such mode of operation, in the worst loading condition (i.e., no-load). Fig. 5-9 reports the poles and zeros of $H_{v_{MG}}^v$ in (5.4) assuming a low-pass filter behavior for $W_{i_L}$. The poles and zeros are plotted for different values of static gain and cut-off frequency. The static gain assumes values from 0.5 to 1.5 with steps of 0.1, while
5.2. Utility Interface

![Graph showing magnitude (dB) and phase (deg) vs frequency (Hz)](image)

**Figure 5-8:** Open loop gain of the compensated UI outer current control loop.

The cut-off frequency assumes values 1 kHz, 2 kHz, and 4 kHz. It is possible to observe that the static gain of $W_{IL}$ affects the damping of the system, whereas slower current controllers dynamics affect both damping and decay ratio. Noticeably, there are no poles at the right-half plane.

**System stability in grid-connected operation.** To analyze the external grid current control loop, the poles and zeros of (5.5), varying $L_G$ from 0.2 mH to 2 mH with steps of 0.2 mH and $R_G$ from 0.1 Ω to 1 Ω with steps of 0.1 Ω, are shown in Fig. 5-10. A zoomed-in view of Fig. 5-10 is provided in Fig. 5-11. No poles at the right-half plane are present for the considered range of values.

5.2.4 Islanding Detection

Islanded operation occurs when the microgrid is energized solely by one or more local sources while it is electrically separated from the main grid. Referring to Fig. 5-5(a), this means that circuit breaker $CB_1$ (externally driven) or $CB_2$ (UI driven) are open. The UI drives $CB_2$ to open when an islanded condition is detected, notably, when $CB_1$ is opened or the voltage quality at PCC transcends allowable limits (grid absent condition). In any case, at the transition to islanded operation, the UI automatically becomes the grid-forming device for the islanded system, having to autonomously and timely adapt its voltage reference to guarantee a seamless operation. To this end, effective islanding detection and
Figure 5-9: Poles (×) and zeros (○) of $H_{vMG}^{vMG}$ with different static gains and dynamics for $W_{iL}^{iL}$.

Figure 5-10: Poles (×) and zeros (○) of $W_{iG}^{iG}$ for different values of $L_G$ and $R_G$.

Figure 5-11: Zoom-in view of resonant poles (×) and zeros (○) of Fig 5-10.
5.2. Utility Interface

Figure 5-12: Islanding detection scheme.

synchronization techniques are necessary.

Islanding Detection

The islanded detection technique here adopted is represented in Fig. 5-12. To describe its operation principle, let’s assume to operate in steady-state before transition, that is, by indicating with capital letters the rms values of considered quantities, \( I_G \approx I_G^* \) owing to the resonant properties of \( Z_i \). By denoting with \( I_G^* \) a threshold for rms value of currents that is small as compared to the nominal grid current, two cases of operation can be distinguished:

- \( I_G^* > I_G^{\text{thres}} \): in this case the transition to islanded operation is characterized by the reduction of measured value of grid current \( I_G \) with respect to reference value \( I_G^* \). Under these conditions, the islanded operation is triggered when the current error becomes significant, namely, when \( I_G^* - I_G > I_G^{\text{thres}} \) while \( \partial I_G / \partial t < 0 < \partial I_G^* / \partial t \).

- \( I_G^* < I_G^{\text{thres}} \): in this case the transition to islanded operation, though having little effect on the measured \( I_G \), opens the grid current control loop, thus leading regulator \( Z_i \) to deviate from the ideal equilibrium point \( (i_G^*, i_G, \Delta v_{MG}^*) = 0 \) due to the noise and non-idealities present in the real application. Then, under these conditions the islanded operation is triggered when the voltage correction term \( \Delta V_{MG}^* \) becomes significant, namely, when \( \Delta V_{MG}^* > \Delta V_{MG}^{\text{thres}} \).

The distinction made above allows a prompt islanding detection if islanding occurs while the microgrid is exchanging power with the mains, and a method that is resilient to
external noise if the islanding event occurs while there is a negligible current exchange at the PCC.

Finally, the grid absent condition can easily be detected by verifying whether the measured grid voltage satisfies the allowed limits in terms of both amplitude and frequency.

The possible operating modes and transitions, along with the corresponding state of circuit breaker $CB_2$, driven by the UI, are synthetically represented in Fig. 5-13.

**Grid Synchronization**

Fig. 5-14 shows how grid current reference $i_G^*$ and grid voltage reference $E_G^*$ are determined. If grid voltage is present and can be measured (i.e., grid absent signal of Fig. 5-12 is not asserted), phase voltage reference $E_G^*$ is set as a positive-sequence sinusoid with frequency $\tilde{\omega}$ and amplitude $\tilde{E}_G$. Instead, if grid voltage is not present (i.e., grid absent signal of Fig. 5-12 is asserted), $E_G^*$ is set as positive-sequence sinusoid at nominal frequency $\omega_{\text{nom}}^*$ and nominal amplitude $E_{\text{nom}}^*$. As concerns current reference $i_G^*$, in grid-connected operation it is determined according to the desired active and reactive power absorption from the grid $(p_G, q_G)$, while in islanded operation it is set to zero. For what concerns the transitions of amplitude and frequency parameters, these are performed gradually by employing slew rate limiting blocks. Finally we notice that PLL frequency is bounded around the nominal grid frequency within values $\omega_{\text{nom}} \pm \Delta \omega_{\text{nom}}$. The width of the band is dynamically changed during operating mode transitions, in particular, the band is gradually reduced to zero in the transition to the islanded operation with grid absent, thus making the islanded micro-
5.2. Utility Interface

Figure 5-14: UI voltage reference generator (per phase).

grid to operate at nominal voltage and frequency, and reinitiated to the maximum allowed frequency variation when the voltage of the main grid is restored.

5.2.5 Case Study

The proposed UI control scheme has been tested in different operating conditions, both static and dynamic, in grid connected and islanded mode, by employing, in particular, real-time simulations and a laboratory-scale prototype.

This section deals with a fundamental application example, displayed in Fig. 5-15 that
allows to show the main features of the proposed control scheme. The test circuit includes the UI and a non-linear load connected to a low-voltage, single-phase distribution system. A commercial PV inverter compliant to all applicable regulations in EU is included in the setup to show transitions among grid connected and islanded operating modes.

Besides the inner current and voltage regulators (Sec. 5.2.3), the grid current regulator (Sec. 5.2.3), and the islanded connection block (Sec. 5.2.4) discussed above, the final setup of Fig. 5-15 employs also a grid connection block. This block aims at preventing high inrush currents at the connection of the islanded system to the main grid and at guaranteeing a non-saturated operation of $Z_i$. Indeed, while $Z_i$ should be active at the connection with the mains to keep control on grid current $i_G$, the actual status of the grid depends on the response delay of electromechanical circuit breaker $CB_2$ (typically ranging from tens to thousands of milliseconds), that is, in general, not known. During this time interval the regulator $Z_i$ operates in open loop: it reacts to spurious error signals introduced by the current sensor, which may cause saturation. To alleviate these problems the connection block ignores the current error $\epsilon_{i_G}$ below a suitable threshold, which is removed once the response time of $CB_1$ is, confidently, elapsed. This allows both to limit inrush currents exceeding the deadband and to prevent spurious signals to perturb the regulator while $CB_2$ has not yet finalized the committed reclosure.

The supply reference $i_G^{*}$ is set to be proportional to $v_G$ and to draw the full load power from the utility. The setup parameters are detailed in Table 5.1.

![Table 5.1: Test circuit parameters](image)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grid inductance</td>
<td>$L_G$</td>
<td>0.65 mH</td>
</tr>
<tr>
<td>Grid resistance</td>
<td>$R_G$</td>
<td>0.91 Ω</td>
</tr>
<tr>
<td>LC filter inductance</td>
<td>$L$</td>
<td>1.2 mH</td>
</tr>
<tr>
<td>LC filter capacitance</td>
<td>$C$</td>
<td>100 µF</td>
</tr>
<tr>
<td>UI power rating</td>
<td>$A_{UI}$</td>
<td>3.0 VA</td>
</tr>
<tr>
<td>Nominal grid voltage</td>
<td>$E_G$</td>
<td>230 V</td>
</tr>
<tr>
<td>Nominal grid frequency</td>
<td>$f_{rated}$</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Nominal load power</td>
<td>$P_{LOAD}$</td>
<td>2 kW</td>
</tr>
</tbody>
</table>
5.2. Utility Interface

Figure 5-15: Schematic representation of control part (top) and power system part (bottom) of the considered case study. The control part, from left to right, includes: the grid connection block, the grid voltage reference \( e_G^* \) generator of Fig. 5-14, the islanding detection block of Fig. 5-12, and the regulators discussed in Sec. 5.2.3. The power system setup includes: the externally driven mechanical circuit breaker \( CB_1 \), the distribution line \( Z_G \) of length 130 m, the UI-driven electromechanical circuit breaker \( CB_2 \), the commercial PV inverter connected to a string of PV panels, the distorting non-linear load, and the UI hardware.
CHAPTER 5. LOW-VOLTAGE MICROGRID ARCHITECTURE

Real-Time Simulation Results

The results reported in the following paragraphs have been obtained with the real-time simulation setup displayed in Fig. 5-16. The average model of the plant in Fig. 5-15 along with the control algorithms discussed in Sec. 5.2.3 and in Sec. 5.2.4 have been implemented in Matlab/Simulink and then compiled into a dynamic-link library (DLL). Then, a real-time simulation platform, namely, a NI-PXI, has been configured and programmed to execute the compiled model with a time step equal to $t_{STEP} = 40 \mu s$. Moreover, to consider a realistic grid voltage behavior—which is a critical aspect to UI control validation—the instantaneous grid voltage used in the simulation is that measured in the real distribution line, thus carrying realistic features of typical low-voltage grid nodes. This measure is performed by the device labeled “grid voltage emulator” in Fig. 5-16. The grid voltage emulator and the real-time simulator are connected to an I/O interconnection fixture, that allows all relevant signals to be acquired. The simulation results are made available, synchronously with the wall-clock, by FPGA-based programmable I/O interfaces on board of the real-time simulator.

The system response has been tested under the following sequence of events.

**Connection of non-linear load.** Fig. 5-17 shows the system response to the connection of a non-linear load constituted of a full-bridge diode rectifier with $25 \Omega$ resistive load and $500 \mu F$ DC filter capacitor. It generates the typical distortion shown by trace $i_{LOAD}$. Thanks to the effective current regulation accomplished by the outer regulation loop, the current $i_G$ drawn at PCC is purely active and nearly distortion-free in the steady-state. Notably, load current harmonics are supplied by UI, as clearly shown by trace $i_{UI}$.

**Grid voltage perturbation.** In low-voltage distribution grids with high penetration of renewable sources, step voltage variations may occur due to the intermittent nature of wind and PV generation. The system response to a $5\%$ voltage step-up at PCC above the nominal value is now considered. Fig. 5-18 shows the acquired quantities. While the load current $i_{LOAD}$ remains substantially unchanged, the UI adapts promptly its current $i_{UI}$ to the voltage step, so that the measured grid current $i_G$ returns to be purely active in less than one
Transition to islanded operation. Fig. 5-19 displays the behavior of the system around an intentional islanding transition. In the considered case the grid voltage is always within nominal values, thus the voltage magnitude and frequency selectors of Fig. 5-14 are maintained in the grid present condition, keeping the synchronization of the UI with the grid voltage. At the transition, the PCC current reference selector is switched to the islanded condition to impose a consistent zero current reference for $i_G$. In particular, Fig. 5-19 shows load current $i_{LOAD}$, UI current $i_{UI}$, grid current $i_G$, and UI voltage $v_{UI}$. Before the transition, the steady-state behavior of voltages and currents that is established when the non-linear load is connected and the system is grid connected are displayed. In particular, the shape of UI voltage is defined by the voltage imposed by the mains, the current drawn from the PCC is nearly sinusoidal, and the load harmonic currents are provided by the UI. When the transition occurs, the grid current vanishes and the UI voltage control loop promptly intervenes to maintain the local grid voltage, and the whole load power is natu-
rally fed by the UI. This leads to a seamless transition between the two operating modes, as can be clearly noticed in the figure.

**Transition to grid-connected operation.** Before the transition, the voltage and frequency selectors of Fig. 5-14 are set to the grid present condition and UI synchronizes its voltage with the mains. At the transition, the current reference selector of Fig. 5-14 switches to the state that corresponds to the islanded condition, thus feeding the proper current reference $i^*_G$ to UI. Fig. 5-20 displays the system transition from islanded to the grid connected operation. In particular, Fig. 5-20 shows load current $i_{LOAD}$, UI current $i_{UI}$, grid current $i_G$, and UI voltage $v_{UI}$. Before the transition we observe the steady-state behavior of voltages and currents when $i^*_G = 0$. The load voltage equals the fundamental of the mains’ voltage, the current at PCC is zero, and the load is fully fed by UI. When the transition occurs, the outer current control loop of the UI intervenes and the grid current progressively becomes purely active, so as to comply with load power absorption. In fact, the line current shows small oscillations immediately after connecting to the mains, however they vanish within few line cycles as the repetitive controller settles to the new situation. Correspondingly, the UI progressively reduces the active current fed to the load, and eventually provides just the current harmonics.

**System’s behavior along the sequence of events.** Fig. 5-21 summarizes the grid behavior corresponding to the sequential application of the four dynamic events described above. Initially the system operates grid connected and the non-linear load is disconnected. Reference $i^*_G$ keeps zero, since there is no power absorption. The UI operates as a grid-supporting unit, impressing at its output terminals a replica of the distorted voltage fed by the utility at PCC (THD of voltages are shown in Fig. 5-22). In this condition, current $i_G$ should vanish. Its actual behavior, shown by the magenta trace in Fig. 5-22, is indeed very close to zero, with a small error due to the limited bandwidth of the outer current control loop. The non-linear load is switched on at time $t = 1$ s. After that, the load current absorption is shared between the grid and UI. Since the voltage loop ensures small output impedance for voltage source UI, the load current is initially delivered by the UI, as shown in Fig. 5-17. A
steady-state condition is then reached, when the grid provides the load active current and the UI feeds load current harmonics only. Note that, despite the highly distorted load current, thanks to UI control, the purity of supply current $i_G$ keeps good (THD equal to 3.2%). At instant $t = 6\, s$ the circuit breaker $CB_1$ at PCC is switched off, and the system turns to islanded operation. UI becomes the grid-forming voltage source and autonomously manages the load power needs, whose details are shown in Fig. 5-19. During islanded operation, corrective term $\Delta v_{MG}^*$ vanishes and UI tracks the nominal voltage reference. Finally, at instant $t = 8\, s$ circuit breaker $CB_1$ is switched on again, and the system returns to initial condition.

The system response to the above dynamic events confirms the correctness of the chosen control structure, algorithms, and parameters.
CHAPTER 5. LOW-VOLTAGE MICROGRID ARCHITECTURE

Figure 5-17: Connection of non-linear load.

Figure 5-18: Response to 5% variation of grid voltage
5.2. Utility Interface

Figure 5-19: Transition to islanded operation.

Figure 5-20: Transition to grid connected operation.
Figure 5-21: System behavior along the entire sequence of events.

Figure 5-22: Measured THD along the entire sequence of events.
5.2. Utility Interface

Experimental Results

An experimental realization of the case study displayed in Fig. 5-15 has been developed to verify the actual behavior of the final system. This paragraph reports the acquired results; in particular, circuit operation has been investigated in the following operating conditions.

**Islanded operation.** A programmable electronic load absorbing 2.0 kW with crest factor $CF = 2$ is connected to the setup. Fig. 5-23 shows grid voltage $e_G$, UI voltage $v_{MG}$, and the current absorbed by the local load $i_{LOAD}$ in steady-state conditions. We notice that the UI manages to feed the local load with an adequate voltage quality $v_{UI}$ ($THD_{v_{MG}} = 2.6\%$) and to synchronize with the grid voltage for a smooth and prompt transition to grid connected operation.

![Figure 5-23: Islanded operation with non-linear load.](image)

**Grid connected operation.** Fig. 5-24 shows system response at the connection of a non-linear load during grid connected operation with zero grid reference current. In these conditions, an ideal operation would require a constant zero current flow at PCC. Due to the finite response time of grid current regulator $Z_i$, the behavior shows a small transient of grid current $i_G$ following the connection. The steady-state behavior reached during grid connected operation while the current reference $I^*_G$ is equal to 7.5 A$_{\text{rms}}$ is shown in Fig. 5-25. Acquired waveforms of main grid voltage $e_G$, UI voltage $v_{MG}$, current exchanged with
the main grid $i_G$, and current $i_{UI}$ provided by the UI are reported. A good correspondence can be noticed with real-time simulation results (see Fig. 5-17). The same measurement is performed also with 5% of third harmonic present in grid voltage $v_G$. As expected in this situation, the grid current is correspondingly distorted due to the proportional relation between grid voltage and grid current. The acquired results are reported in Fig. 5-26, while the steady-state amplitudes and total harmonic distortion levels are reported in Table 5.2.

![Figure 5-24](connection_of_non-linear_load_during_grid_connected_operation.png)

**Figure 5-24:** Connection of non-linear load during grid connected operation.

![Figure 5-25](grid_connected_operation_with_non-linear_load_grid_voltage_THD_0.25.png)

**Figure 5-25:** Grid connected operation with non-linear load; grid voltage THD: 0.25%.

**Transition from islanded to grid connected operation.** Fig. 5-27 displays the long term behavior during a transition to grid connected operation. In particular, grid voltage $e_G$, UI
5.2. Utility Interface

Figure 5-26: Grid connected operation with non-linear load; grid voltage with 5% of 3-th harmonic.

Table 5.2: Distortion measurements in steady-state from the prototype of Fig. 5-15

<table>
<thead>
<tr>
<th></th>
<th>$v_{rms}^G$</th>
<th>$i_{rms}^G$</th>
<th>$v_{rms}^{UI}$</th>
<th>$i_{rms}^{UI}$</th>
<th>$i_{rms}^{LOAD}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$THD_{vG}$</td>
<td>$THD_{iG}$</td>
<td>$THD_{vUI}$</td>
<td>$THD_{iUI}$</td>
<td>$THD_{iLOAD}$</td>
</tr>
<tr>
<td>Islanded, no load</td>
<td>237/0.5</td>
<td>0/−</td>
<td>237/0.2</td>
<td>0/−</td>
<td>0/−</td>
</tr>
<tr>
<td>Islanded + load</td>
<td>237/0.5</td>
<td>0/−</td>
<td>236/2.6</td>
<td>10.2/61.9</td>
<td>10.2/61.9</td>
</tr>
<tr>
<td>Grid conn. no load</td>
<td>244/0.5</td>
<td>10.3/1.8</td>
<td>258/0.4</td>
<td>10.3/1.8</td>
<td>0/−</td>
</tr>
<tr>
<td>Grid conn. + load$^{(2)}$</td>
<td>232/0.6</td>
<td>7.5/2.8</td>
<td>223/0.7</td>
<td>4.45/360</td>
<td>10.2/61.9</td>
</tr>
<tr>
<td>Grid conn. + load$^{(2)}$ + 5% of 3-rd harm.</td>
<td>233/4.6</td>
<td>6.7/7</td>
<td>224/4.5</td>
<td>3.85/230</td>
<td>10.2/61.9</td>
</tr>
</tbody>
</table>

$^{(1)}$ Voltages are measured in volts, currents in amperes, relative quantities in percentage units.
$^{(2)}$ Programmable electronic load absorbing 2 kW of active power with crest factor of 2.

voltage $v_{MG}$, UI current $i_{UI}$, and grid current $i_{G}$ are shown along the main phases of the connection process. First, it is possible to remark the absence of any inrush current across the connection instant, thanks to the adopted deadband-based connection technique; secondly, that the voltage provided by the UI is well synchronized with grid voltage, thus $v_{MG}$ maintains smooth and with desired amplitude around the transition. The grid connection process completes when the deadband period is elapsed. Finally, the amplitude of $i_{G}^*$ is changed progressively with a suitable slew-rate. A zoomed-in view around the connection
instant is reported in Fig. 5-28. In the considered case, deadband duration is set equal to 1 s, though shortest values may be chosen.

**Transition from grid connected to islanded operation.** In this case, a commercial, fully compliant, PV inverter is connected to the system to verify that the management strategy of the UI succeeds in ensuring a seamless operation of small photovoltaic systems also under intentional and non-intentional islanding transitions. In Fig. 5-31 the PV source

![Diagram](image.png)

**Figure 5-27:** Transition from islanded to grid connected operation.

![Diagram](image.png)

**Figure 5-28:** Zoomed-in view around the connection displayed in Fig. 5-27
extracts approximately 0.4 kW from an array of photovoltaic panels and a programmable electronic load absorbs 1 kW with crest factor equal to 2. In this situation it is assumed that the UI undertakes an intentional islanding. The intentional islanding procedure commands the circuit breaker $CB_2$ to open and, simultaneously, sets the grid current reference to zero and activates the deadband control. After the circuit breaker $CB_2$ opens, the grid current controllers are reset to their initial condition till the arrival of a grid connection command. As can be observed in Fig. 5-31, the intentional islanding happens seamlessly: the voltage provided by the UI adapts smoothly, so that the PV does not notice the transition, maintaining an unperturbed operation along the event. Let’s consider now the transition to islanded operation due to unpredictable events, namely, the non-intentional islanding. In this case, the local non-linear load absorbs 2 kW with current factor equal to 2, and the power injection from the PV inverter is nearly equal to 0.8 kW. Then, the circuit breaker $CB_1$ is opened and the microgrid looses the utility grid, undergoing a non-intentional islanding. In this condition, the UI automatically becomes the grid-forming device of the islanded microgrid, providing an adequate grid voltage for the islanded system. The acquired waveforms are reported in Fig. 5-29. The magnitude and frequency of voltage $v_{MG}$ across the transition are reported in Fig. 5-30. Also in this case, it is possible to observe a seamless transition to islanded operation, which occurs unnoticed by the PV inverter.

An intentional transition to the islanded operation due to a detected anomalous voltage condition is reported in Fig. 5-31. Here, the grid voltage is made to steadily increase. When $v_G$ exceeds the imposed voltage limit (equal to 245 V$_{rms}$) the MC reacts by performing an intentional islanding transition with grid absent (see Fig. 5-12, Fig. 5-14, and Fig. 5-15). Therefore, the MC sets the grid power reference ($p_G$) to zero and bounds the PLL frequency around its nominal value (as per Fig. 5-14) before opening $CB_2$; thereupon the microgrid voltage returns to its nominal value, as shown in Fig. 5-32 because the reference $E^*$ is set equal to the positive-sequence of a PCC voltage with nominal frequency $\omega$ and amplitude $E$. 

128
CHAPTER 5. LOW-VOLTAGE MICROGRID ARCHITECTURE

Figure 5-29: Non-intentional transition to islanded operation.

Figure 5-30: Amplitude and frequency of $v_{MG}$ across the non-intentional transition shown in Fig. 5-29.
5.2. Utility Interface

Figure 5-31: Intentional transition to islanded operation due to voltage out of range.

Figure 5-32: Amplitude of $v_{MG}$ across an intentional islanding transition due to voltage out of range.
5.3 Summary

This chapter presents a master/slave architecture to coordinate the distributed energy resources in smart microgrids. The main elements of the architecture (namely, a utility interface—embedding the microgrid master controller—and the energy gateways) are introduced and a general control framework presented. A narrowband communication system is employed to the purpose of coordinating the constituting devices. By means of the UI and the EGs the architecture allows to decouple the needs for ensuring a high quality of the voltage provided to microgrid’s loads, which is demanded to the UI, and the needs for attaining a synergistic operation of distributed energy resources, which is demanded to the EGs. The utility interface is considered in detail in the second part of the chapter, also proposing a possible implementation. Notably, with the UI, the proposed microgrid architecture can operate in both grid connected and islanded conditions, and seamlessly transit between the two operating modes.
Chapter 6

Controllers for Distributed Energy Resources

The previous chapter introduces a particular kind of voltage-driven converter, called utility interface converter (see, specifically, Sec. 5.2), to interface a cluster of DERs to the main grid. In order to make a utility interface converter to perform as a voltage source with low output impedance a voltage control loop is needed, which can take advantage of a high performance, inner current control loop. A prompt current control can improve the dynamic response in sustaining fast load transients and compensating harmonic currents and, in addition, protects the converter from dangerous overload conditions. Beside that, wide bandwidth current control loops represent the backbone of a large variety of switching converter applications. According to grid connection standards, the currents generated by grid-tied converters, such as the EPPs of energy gateways, should follow given references with high accuracy and without being affected by voltage disturbances or uncertainties in the grid model, as remarked in Sec. 2.2.

This chapter focuses on the fundamental inner control loop for grid-tied inverters. Specifically, a couple of innovative current controllers [194, 195] are described in Sec. 6.1 and Sec. 6.2. The former is a fully digital, fixed frequency hysteresis current controller, integrating an algorithm that can attain the regulation of the switching frequency with a granularity of one half of a switching period. The latter is an oversampled dead-beat current controller with a regulation delay of one half of a modulation period and a large-signal
response improvement.

To the purpose of showing the advantages brought by the proposed controllers, the performances of the controllers measured on a laboratory prototype are reported in Sec. 6.3. In order to provide a benchmark, the results obtained from a conventional, oversampled proportional integral (PI) controller are included.

Reference Application Case. In this chapter, a single-phase, full bridge inverter is considered as the application case of reference. The converter’s structure is schematically illustrated in Fig. 6-1, the converter’s parameters are listed in Table 6.1. It is assumed that the switches are controlled so as to impose either $+V_{DC}$ or $-V_{DC}$ voltage at the converter’s output (i.e., no three level modulation is considered). In addition, to the purpose of comparing the different solutions, a common control system and current sensing circuit are used. Details on this circuit are reported in Appendix A.

![Figure 6-1: Simplified schematic of the considered full bridge inverter test bench.](image)

**Table 6.1: Converter parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC-link voltage</td>
<td>$V_{DC}$</td>
<td>400 V</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>$f_{sw}$</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Dead-time</td>
<td>$T_D$</td>
<td>400 ns</td>
</tr>
<tr>
<td>Filter inductance</td>
<td>$L$</td>
<td>1.2 mH</td>
</tr>
<tr>
<td>Series inductor resistance</td>
<td>$ESR_L$</td>
<td>50 mΩ</td>
</tr>
<tr>
<td>Nominal power</td>
<td>$S_o$</td>
<td>3 kVA</td>
</tr>
<tr>
<td>Nominal RMS output voltage</td>
<td>$v_{D^{rms}}$</td>
<td>230 Vrms</td>
</tr>
<tr>
<td>Nominal output frequency</td>
<td>$f_{vO}$</td>
<td>50 Hz</td>
</tr>
</tbody>
</table>
6.1 Hysteresis Current Controller

The hysteresis current controller is the one that found the widest application thanks to its excellent dynamic characteristics. Its small- and large- signal responses are practically ideal, which guarantees minimum phase lag and residual reference tracking error. In current mode controlled DC-AC converters, the wide bandwidth current regulation is particularly effective in grid-tied, drive, and active filter applications. Even when the ultimate objective of the control system is to regulate a converter’s output voltage, a fast inner current control loop is highly desirable, for protection purposes and/or to allow current limitation during large voltage reference or load transients.

On the other hand, the hysteresis controller operation always results in variable switching frequency, unless the voltage conversion ratio (or the inverter modulation index) and the current reference are both constant, which is seldom the case, at least in DC-AC converter applications.

Constant or limited switching frequency solutions, like those proposed in [111,112,196–198], are often sensitive to variations of system parameters (e.g., DC-link voltage, inductance value), to dead-times, and sampling delays. These factors, altogether, limit the practical effectiveness of the frequency regulation. Besides, these solutions employ additional analog hardware, which makes them relatively complex and sensitive to offsets, drifts, tolerances, and aging effects. For instance, operational amplifiers are needed in [199], whereas low latency comparators and/or digital to analog converters (DACs) are used in [196,197] and [109,111,200–204]. Likewise, frequency-to-voltage converters are adopted in [205,206]. Monolithic, highly effective implementations have also been proposed [207], which, however, offer no flexibility, being tailored to very specific applications.

In this section, an innovative digital current controller is presented that operates as a virtual analog hysteresis current controller, taking advantage of a high performance analog to digital converter (ADC) and of a field programmable gate array (FPGA) circuit implementation. It is designed as a non-linear current error filter and requires a considerable oversampling factor, compared to the natural, synchronous sampling of pulse-width-modulation.
6.1. Hysteresis Current Controller

### Figure 6-2: Current error acquisition and processing circuit structure.

(PWM) based current controllers. It overcomes the typical limitations of conventional hysteresis controllers, guaranteeing regulated switching frequency, with a few percent accuracy in the steady-state, together with minimum sensitivity to dead-times, sampling, and computation delays.

In the following, the algorithm operation and its design criteria are firstly explained. Successively, the effectiveness of the proposed solution is demonstrated by means of a 3 kVA, single-phase, full bridge inverter prototype (see Fig. 6-1).

#### 6.1.1 Fixed Frequency Hysteresis Controller

The considered hysteresis controller, schematically represented in Fig. 6-2, operates on continuously acquired current error samples. The sampling period ($T_{\text{clock}}$) is $N$ times smaller—with $N$ even—than the desired switching period ($T_s^*$), which defines $N$ as the *oversampling factor* of the controller. Samples are processed by a digital, FPGA synthesized circuit to generate the logic switching commands for the power converter. No other analog input signal or analog processing, either at the input or at the output, is required to operate the controller. Indeed, differently from several previous approaches, such as [109][111][198][200][203][204], the solution described here and originally proposed in [113][194] is *fully* digital and has minimum component count. At the same time, it retains the flexibility of programmable logic hardware, which allows easy adaptation to different DC-DC and DC-AC converter topologies.
Fixed Frequency Hysteresis Current Control

Referring to Fig. 6.2 and Fig. 6.1 and considering a single modulation period of duration $T_s = 1/f_s$, the following current error dynamic equation can be written:

$$
\frac{d\epsilon_i(t)}{dt} = \frac{1}{L} (v_{INV}(t) - v_O(t)) - \frac{di_L(t)}{dt},
$$

(6.1)

where $\epsilon_i(t) = i_L(t) - i_{L_{REF}}(t)$ is the current error, $v_{INV}(t) = \pm V_{DC}$ is the inverter applied voltage and $t \in [0,T_s]$. Assuming that both the current reference $i_{L_{REF}}$ and the output voltage $v_O$ are slowly varying during the modulation period, the expression of the current error slope can be written as:

$$
s^{\pm}(t) \approx s^{\pm}(0) = \frac{\pm V_{DC} - v_O(0)}{L} - \frac{di_{L_{REF}}(t)}{dt} \bigg|_{t=0},
$$

(6.2)

where all variable quantities are assumed to be well approximated by their initial values (i.e., taken at $t = 0$, the beginning of the modulation period). Defining the instantaneous modulation index as:

$$
m(t) = \frac{v_O(t) + L \frac{di_{L_{REF}}(t)}{dt}}{V_{DC}},
$$

(6.3)

at any modulation period the current error slopes (6.2) can be re-written as:

$$
s^{\pm} \approx s^{\pm}(0) = \frac{V_{DC}}{L} (\pm 1 - m(0)).
$$

(6.4)

From (6.4), it is now immediate to prove that the current error peak amplitude or threshold ($\beta^*$) that determines the desired duration of the modulation period $T_s^*$ is given by:

$$
\beta^* = \frac{V_{DC} T_s^*}{4 L} (1 - m^2(0)).
$$

(6.5)

Equation (6.5) proves that, if constant switching frequency is desired, the current error threshold $\beta^*$ has to be continuously adjusted, to compensate the modulation index variations determined by non-constant current reference and/or output voltage, as per (6.3). How this general principle is exploited in the controller is shown next.
6.1. Hysteresis Current Controller

**Figure 6-3:** Simplified schematic diagram of the FPGA circuit organization with main control signals.

**Principle of the Control Algorithm**

The logic of the control algorithm can be explained referring to Fig. 6-3 and Fig. 6-4. The former shows the simplified internal organization of the FPGA circuit that implements the algorithm. The latter, instead, shows the current error signal evolution in a few control cycles around the generic $k$-th iteration of the algorithm, determined by a wrong hysteresis threshold positioning at instant $t_0 = (k-2)T_s^*/2$. To explain, as simply as possible, how the controller brings the current trajectory back to its ideal course, represented by the dashed line, Fig. 6-4 assumes that no switch dead-times or other error induced by data quantization affect the circuit operation.

As mentioned above, the purpose of the algorithm is to mimic an analog hysteresis controller. Besides, it is designed to synchronize the current error zero crossing instants with a predefined pulse sequence, the *synch pulses* displayed in Fig. 6-4, whose frequency is twice the desired converter switching frequency. To achieve that, at any sampling clock front, occurring $N$ times in a $T_s^*$ period, a new current error sample is acquired and processed in parallel by the two detection blocks of the FPGA circuit, highlighted in Fig. 6-3. Their
Figure 6-4: Internal variable evolution and control algorithm operation in ideal conditions (i.e., with no errors in threshold application). The sampling clock period is $T_{\text{clock}} = T^*_s/N$, where $N$ is the oversampling ratio of the controller. Synchronization pulses occur at each counter’s mid-count value, that is, with a period equal to $T^*_s/2$.

The purpose is to verify if either a zero crossing or a threshold crossing condition has occurred. If neither has taken place, the circuit’s state remains unaltered, and it just keeps waiting for a new sample. Otherwise, the appropriate sub-circuits are triggered, as explained in the following.

**Zero crossing detection sub-circuit.** If a zero crossing is detected, one of the two threshold update sub-circuits is triggered, depending on the current error slope. Indeed, a key feature of the proposed control strategy is the use of independently regulated positive and negative hysteresis thresholds. Differently from [109] and thanks to the FPGA hardware capabilities, at the time of current error zero crossing, *only the threshold the current error is directed to* is adjusted. As an example, in Fig. 6-4 at instant $t_1$ the zero crossing detector triggers the *negative* threshold update circuit. The sub-circuit calculates the new threshold...
6.1. Hysteresis Current Controller

level according to the following equation:

\[
\beta^-(k-1) = \frac{T_s^* - 2T_{err}(k-1)}{T_s^*}, \beta^*, \tag{6.6}
\]

that can be derived immediately from simple geometrical considerations on the similarity of triangles. In (6.6), \(T_{err}(k-1)\) represents the synchronization error of the last completed switching half period, that is the time distance between the zero crossing instant and the most recent synchronization pulse. In order to measure \(T_{err}\), the threshold update circuit takes advantage of two timers, both with clock period equal to \(T_{clock} = T_s^*/N\), respectively associated to the positive (Run Up, RU) and negative (Run Down, RD) slope zero crossings.

The timers’ setting is such that: i) they are reset when the target modulation period \(T_s^*\) has elapsed and ii) there is a half-period (i.e., \(T_s^*/2\)) delay between them. When the zero crossing condition occurs, both timers are read and the synchronization error is calculated, as an integer number of clock periods, according to the following relation:

\[
\frac{T_{err}(k-1)}{T_{clock}} = Count_{RD}(k-1) - \frac{T_s^*}{2T_{clock}}, \tag{6.7}
\]

where \(Count_{RD}(k-1)\) is the reading of the timer at the \((k-1)\)-th algorithm iteration, indicated in Fig. 6-4. To finalize the calculation of (6.6), the threshold \(\beta^*\), which is actually unknown, has to be determined as well. Because \(\beta^*\) experiences only negligible variations in a \(T_s^*/2\) interval, the most recently adjusted value of the opposite current error threshold can be used to determine it. Indeed, again for the similarity of triangles, it results:

\[
\beta^* = \left| \beta^+(k-2) \right| \cdot \frac{T_s^*}{2T_{HP}^+(k-1)}, \tag{6.8}
\]

where \(T_{HP}^+(k-1)\) represents the measured duration of the last completed switching half period, which corresponds to the time distance between two consecutive zero crossings of the current error. \(^{1}\) To determine \(T_{HP}^+(k-1)\), the timers are used once again. Indeed,

\[
\frac{T_{HP}^+(k-1)}{T_{clock}} = Count_{RU}(k-1) - Count_{RU}(k-2), \tag{6.9}
\]

\(^{1}\)The superscript \(^+\) of \(T_{HP}^+\) indicates the positive phase of the current error.
where $Count_{RU}(\cdot)$ is the reading of the timer at the indicated algorithm iteration. Once $T_{HP}^+(k-1)$ is measured, substituting (6.8) into (6.6) yields the following final relation:

$$\beta^-(k-1) = -\frac{T^*_2 - T_{err}(k-1)}{T_{HP}^+(k-1)} \cdot \beta^+(k-2).$$  (6.10)

As can be inferred from Fig. 6-4, (6.10) guarantees that the next current error zero crossing will be synchronized with the following *synch pulse* at instant $t_2 = kT^*_s/2$. A perfectly symmetrical expression is used by the other sub-circuit to calculate, at the next iteration, the adjusted value of the positive current error threshold $\beta^+(k)$ based on the run-up phase synchronization error [i.e., $T_{err}(k) \cong 0$] and the half period duration in the negative error phase [i.e., $T_{HP}^-(k)$]. When the algorithm reaches the steady-state, the current error zero crossings are in phase with the corresponding synchronization pulses and, therefore, the switching period matches the target value $T^*_s$. A remarkable advantage of (6.10) with respect to other frequency regulation strategies, like [201, 205], or others directly based on (6.5), is that it is completely insensitive to possible variations of system parameters (e.g., $V_{DC}$ and $L$). Indeed, it totally relies on time interval measurements.

**Threshold crossing detection sub-circuit.** The threshold crossing sub-circuit is in charge of checking the relation between the current error sample and the hysteresis thresholds $\beta^+$ and $\beta^-$. When the current error sample crosses one of them, the appropriate switching action is commanded, so as to determine the current error slope reversal. At the same time, the measurement of the threshold error is initiated. Indeed, in the practical implementation, the current error slope reversal can be delayed with respect to the threshold crossing instant, basically due to the acquisition delay and to inverter dead-times, as shown in the insets of Fig. 6-5. The measurement of the threshold error is used by the threshold update circuits to correct the threshold level, as explained in the following.

**Compensation of Controller’s Non-Idealities**

The above explained frequency regulation algorithm is exposed to different systematic and random error sources. The main ones are represented by:
6.1. Hysteresis Current Controller

\[ \beta + (k - 2) + \beta^* - \beta^* \beta - (k - 1) + \beta (k) \epsilon_i L_t + \beta - \epsilon_i L \beta - (k + 1) \Delta \beta + (k - 2) \Delta \beta + (k + 1) T_{err} (k) T_D \Delta \beta - (k - 1) + \beta^* \]

\[ \epsilon_i L \beta^+ (k - 2) + \beta^+ (k - 2) - \beta^+ (k + 2) + \beta^* \beta^- (k - 1) + \beta^- (k + 1) \]

\[ \text{Figure 6-5: (a) Internal variable evolution and control algorithm operation in the presence of dead-times and quantization effects, determining applied threshold amplitude errors. (b) Detail of (a) where the dead-time induced threshold error is magnified.} \]

1. analog to digital conversion (ADC) delay;

2. inverter dead-times;

3. finite counter resolution;

4. threshold saturation;

5. sampling noise.

These are examined in more detail in the following.

**ADC delay and dead-times.** The virtualization of the hysteresis comparator, replaced by a numerical comparison between the current error and hysteresis threshold values, introduces uncertainty in threshold crossing detection and a randomly variable delay in switch
commutations. Both effects are due to the quantization of the current error. A similar effect is caused by dead-times, which, however, determine a more systematic and much larger error. Altogether, these effects can be indicated as *threshold errors*. Their compensation is mandatory to achieve high quality switching frequency regulation and to keep zero average current error. To this purpose, when a threshold is crossed, the detector starts calculating and storing the difference between the new incoming current error samples and the last crossed threshold level, until it detects a *slope reversal*. The last measured difference represents the threshold error, indicated as $\Delta \beta^\pm (\cdot)$ in Fig. 6-5. From this standpoint, the digital implementation of the hysteresis controller is advantageous with respect to the analog one, where the threshold error due to dead-times has to be determined through interpolation \([109]\) or approximated estimation \([203]\). The calculated error $\Delta \beta^\pm (\cdot)$ is then passed to the appropriate threshold update sub-circuit, which uses it, at its next activation, to correct the threshold level. As an example, the negative threshold adjustment algorithm, taking into account threshold errors, is modified as:

$$
\beta^-(k - 1) = -\frac{T^\pm_c}{2} \frac{T_{err}(k - 1)}{T_{HP}(k - 1)} \cdot \left[ \beta^+(k - 2) + \Delta \beta^+(k - 2) \right] - \Delta \beta^-(k - 3) . \quad (6.11)
$$

A symmetrical expression applies to the positive threshold. Equation (6.11) is the one actually calculated by the threshold update circuit. Referring once again to Fig. 6-5 it is possible to see the different corrections, with respect to Fig. 6-4 (dashed trace), necessary to compensate for the same initial perturbation of the positive threshold. As can be seen, the presence of a dead-time ($T_D$) makes the first negative threshold adjustment ineffective in correcting the synchronization error. The threshold error $\Delta \beta^- (k - 1)$ is generated that, in turn, generates the synchronization error $T_{err}(k)$. However, the measurement of $\Delta \beta^- (k - 1)$ and $T_{err}(k)$ allows the algorithm to adjust the positive threshold $\beta^+(k)$ and, in the absence of random threshold errors, to get the synchronization error to zero at the following zero crossing, namely, the $(k + 1)$-th.

Because the last positive half period duration is still not equal to its reference value, at the $(k + 1)$-th zero crossing, the circuit will actually adjust the negative threshold once again, this time taking into account the dead-time induced error $\Delta \beta^- (k - 1)$. As a result,
the negative threshold will be set to a less negative value, with respect to the ideal one, fully compensating the dead-time effect on the average current error. This asymmetrical threshold positioning allows the current error to keep zero average value, which cannot be guaranteed by setting $\beta^+(\cdot) = -\beta^-(\cdot)$. In that case, the regulation would be maintained at the expense of an average current error. Instead, keeping the current error zero crossings synchronized with the reference pulses, zero average current error is guaranteed together with frequency regulation. Finally, it is possible to notice how the disturbance (i.e., the wrong initial positive threshold value) is compensated in one and a half modulation period, after which the average current error and the frequency error are both back to zero (neglecting the effects of small random threshold errors).

**Finite counter resolution.** The choice of $T_{\text{clock}}$ is crucial to the algorithm operation. Indeed, the algorithm time measurements (6.7) and (6.9) are obtained as integer multiples of this period, which also represents the uncertainty in the measurement of $T_{HP}^\pm$. As a result, the algorithm inherently generates limit cycle oscillations (LCOs), even in ideal conditions (no dead-times, no quantization or threshold errors). In order to limit the LCO amplitude, the ratio between the target switching period, $T_s^*$, and the clock period must not be set too low. Provided that $\beta^\pm(\cdot)$ is represented on more bits than the timing measurements, the minimum oscillation amplitude is easy to predict, using (6.8). It is given by the following relation:

$$\Delta \beta_{LCO} = \pm \frac{2 T_{\text{clock}}}{T_s^*} \cdot \beta^* = \pm \frac{2}{N} \cdot \beta^*, \quad (6.12)$$

which can be used as a basic guideline to choose the maximum applicable $T_{\text{clock}}$. Because $\beta^*$ and the switching period are proportional to each other, (6.12) proves that the best case cycle by cycle relative error on frequency regulation is $\pm 2/N$. In general, a certain amplification of the LCO amplitude can take place, due to threshold errors or other non-linear effects (e.g., saturations), especially when the inverter operates close to the maximum modulation index. Therefore, (6.12) gives just a best case estimation of the steady-state frequency regulation error. On the other hand, increasing the sampling rate and clock resolution beyond a maximum limit, which depends on the slope (6.4) of the current error and on the resolution of its numerical representation, results in multiple samples falling into
the same ADC bin. When this happens, there is no real advantage in further increasing the
clock frequency; the uncertainty in zero or threshold crossing detections becomes higher
than $T_{\text{clock}}$. A criterion to estimate the upper limit of the controller’s clock frequency is
given by:

$$f_{\text{clock}}^{\text{max}} = \frac{1}{T_{\text{min}}^{\text{clock}}} = \frac{V_{DC}}{L} \cdot \frac{2^{n_{\text{lat}}} \cdot K_{\text{sense,i}}}{FSR},$$

(6.13)

where $FSR$ is the ADC full scale range and $K_{\text{sense,i}}$ is the current sensor gain, so that the
second term of the product represents the value in amperes of the ADC least significant bit
(LSB). The meaning of (6.13) is that, when the modulation index is zero, the current error
slope is such that one LSB is added for each clock period to the current error representation.
As a result, zero or threshold crossing is detected with a single clock period uncertainty. Of
course, when the modulation index differs from zero only the steeper (i.e., most critical)
zero crossing or threshold crossing in each modulation period is be detected with minimum
uncertainty. However, this is generally enough to ensure an excellent performance.

Threshold saturation. When the converter operates at high modulation index, the con-
duction interval of either $S_1$-$S_3$ or $S_2$-$S_4$ becomes relatively short. The FPGA circuit takes
a definite amount of time, which is denoted as latency time ($T_{\text{lat}}$), to compute and adjust the
current error threshold after each zero crossing of the current error. Therefore, if the run-up
(or the run-down) phase becomes too short, positive (or negative) synchronization errors
cannot be corrected rapidly enough, which generates undesired transients. In addition, if
the run-up phase, or the run-down phase, becomes shorter than twice the dead-time $T_D$,
the compensation is altogether impossible, as thresholds cannot invert their sign. There-
fore, the algorithm can operate as described above only up to a maximum modulation index
level, which is given by:

$$M_{\text{max}} = \min \left\{ 1 - \frac{4 \cdot T_D}{T_s}, \ 1 - \frac{4 \cdot T_{\text{lat}}}{T_s} \right\},$$

(6.14)

where $T_{\text{lat}}$ is equal to 550 ns in our hardware, determining a 0.956 maximum modulation
index. To prevent undesired oscillations of thresholds when the modulation index tends to
become higher than (6.14), a saturation strategy needs to be implemented. In our case, any
time the calculated threshold becomes lower than a predefined minimum a fixed threshold regime is entered; specifically, the last non-saturated threshold value is applied until the modulation index reduces and threshold calculation no longer results into too small values. Of course, frequency regulation is lost during saturation, but, thanks to the asymmetrical threshold positioning, average current control can be maintained.

Sampling noise. The current controller operates comparing current samples to thresholds and measuring zero crossing synchronization errors. Therefore, a good signal to noise ratio (SNR) in the current error sampling process is mandatory to achieve satisfactory performance. The circuit can be made somewhat tolerant to input injected noise by introducing hysteretic non-linearities in the zero crossing and threshold crossing detection sub-circuits and, sacrificing some bandwidth, by implementing an input digital denoising filter. Nevertheless, if the noise level is too high, the resulting jitter in the zero crossing and threshold crossing detections will rapidly deteriorate the performance. To estimate the controller robustness, simulations have been performed injecting white noise of increasing power at the ADC input. Doing so, it has been possible to verify that excellent frequency stabilization capabilities can be obtained as long as the ADC output SNR is above 60 dB or, in other words, the controller operates on at least 10 effective bits in the current error representation; in simulation, an average error below 1% has been achieved, with an adequate value of $N$. To guarantee this SNR level, care must be taken in the acquisition board design and layout. Analog filters can be used as well, but their frequency response needs to be carefully shaped, so as to avoid significant current error waveform distortion.

6.1.2 Small-Signal Behavior

Because of the non-linear nature of the controller, it is not possible to analytically derive any equivalent transfer function and verify these considerations by pencil and paper calculations. It is possible, however, to implement a simulation model that allows to test the controller response to small sinusoidal perturbations of the steady-state reference current. Based on that, the perturbation effect can be predicted and the controller’s phase lag can be numerically estimated. The simulation model has been developed replicating, as precisely
Table 6.2: Hysteresis controller parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oversampling rate</td>
<td>$N$</td>
<td>100</td>
</tr>
<tr>
<td>Circuit latency</td>
<td>$T_{lat}$</td>
<td>550 ns</td>
</tr>
</tbody>
</table>

as possible, the operational characteristics of the controller implementation described in Sec. 6.1.1, including ADC and arithmetic quantization, computation delays, ADC latency, and sampling noise. This model is employed in Sec. 6.3 to verify the behavior of the current control technique.

6.1.3 Experimental Test

Implementation Details

The circuit in Fig. 6-3 has been implemented in FPGA. The rising edges of a 2 MHz clock trigger the sequential execution of all the operations described in Sec. 6.1.1; this implies $N = 100$. The operations are executed within a time interval not longer then $T_{lat} = 550 \text{ns}$. Concurrently in the same FPGA, an additional block clocked at 160 MHz continuously reads the ADC circuit (see Appendix A) producing new samples with a throughput of 40 MHz. These samples are processed by a digital low pass filter and made available to the circuit of Fig. 6-3.

Results

The controller’s response to current reference step variations is shown in Fig. 6-6 for an AC current reference signal, synchronized in phase with the imposed 50 Hz, 230 V$_{\text{rms}}$ output voltage. As can be seen, the transient response is close to ideal, because the inverter keeps powering up the inductor for the exact time needed to track the new reference current [see Fig. 6-6(b)]. Then, it immediately resumes modulation with the correct steady-state duty cycle. As a result, the average converter current settles onto the new reference in the minimum time compatible with the available converter hardware.
6.1. Hysteresis Current Controller

Figure 6-6: AC step reference change.
The resulting steady-state total harmonic distortion of the injected current is 1.47%. To illustrate the quality of frequency regulation, Fig. 6-7 shows the statistical distribution of 2000 instantaneous frequency error samples, recorded at each switching period during the AC transient experiment of Fig. 6-6. The samples are normalized to the target switching frequency value of Table 6.1. As can be seen, despite the transient, nearly 90% of the samples fall in a ±5% region around the target value.

6.2 Predictive Current Controller

Predictive current control has been long studied and often proposed as a high performance solution for a large variety of switch mode power supply applications. In the so-called dead-beat realization, originally presented in [95], a discrete time model of the controlled system is used to predict the current trajectory one or more sampling periods in advance, so as to determine the plant input (i.e., the duty-cycle) that makes the reference tracking error equal to zero in the same number of periods. The controller is characterized by a relatively low complexity, and, at the same time, by a very good dynamic performance [208].

On the other hand, the conventional implementations of dead-beat current controllers, [95, 99, 106, 208, 214] are represented by software or firmware routines run by microcontrollers or digital signal processors (DSPs); these implementations typically rely on synchronous sampling and PWM processes, where the converter output current is sampled...
once per modulation period. Due to the relatively slow computational speed of conventional digital control hardware, a full modulation period is normally assigned for updating the duty-cycle. As a result, two modulation periods (best case) are needed to reach the steady-state after any reference variation. When the current reference is not stepwise constant, but rather varies like, for example, a sinusoidal signal, the tracking delay results into a non-zero steady-state error. In an attempt to reduce such control delay, the use of state observers or reference estimators has been proposed [106,210–212,214], but this typically introduces additional sensitivity to parameter uncertainties and, in some cases, worsens the large-signal control performance.

In this section, an improved implementation of the dead-beat current controller is considered that is aimed at two purposes: i) the minimization of the small-signal response delay and ii) the optimization of the large-signal step response. The FPGA chip is employed to execute the control algorithm, the digital PWM, and the generation of switch control signals with dead-times. This organization reduces the control latency (i.e., the delay between the current sample acquisition and the duty-cycle update) to a negligible extent, allowing to perform the computations of the algorithm and duty-cycle update in the same control period. To achieve a faster response to large reference signal variations, a transient detection sub-circuit is also devised that, when triggered, overrides the dead-beat controller and operates duty-cycle corrections with minimum delay. This sub-circuit exploits the oversampling capability of the adopted ADC.

In the following, Sec. 6.2.1 explains the operation principle of the proposed controller and illustrates the provisions taken to compensate the systematic errors induced by the hardware non-ideal characteristics. The controller’s small and large-signal responses are discussed in Sec. 6.2.2 and 6.2.3, respectively. Finally, in Sec. 6.2.4, the final controller’s behaviour obtained from the experimental setup represented in Fig. 6-1 is shown.

### 6.2.1 Dead-Beat Controller

The principle of the proposed dead-beat current controller can be explained referring to the simple converter model shown in Fig. 6-8. The model assumes that the converter generates
a PWM-controlled square wave signal $v_{INV}$ that is filtered by a purely inductive output filter. It is worth noting that, although any inductor always presents some equivalent series resistance (ESR), the dynamic associated to the $L/R$ ratio is typically much longer than the switching period. Because of that, the inductor current dynamics, in a switching period, are only marginally affected by the ESR and the assumption of an ideal inductor is generally well verified. The converter output voltage $v_O$ is considered to be an exogenous input to the system, and can be both AC and DC. As a result, the scope of the discussion is not limited to DC-AC converter applications, but actually applies to any voltage source converter topology and application that is adequately modeled by the circuit in Fig. 6-8.

**Principle of the Control Algorithm**

The controller’s logic organization can be explained referring to Fig. 6-9(a). A new current sample is read every $M$ modulator clock periods ($M = 3$ in the figure), together with an output voltage $v_O$ sample, for a total number of times $Q$ during the modulation period, whose duration equals $2N$ clock periods. In other words, $Q$ represents the oversampling factor of the controller. The current error at the $k$-th algorithm iteration, that is,

$$\epsilon_i L(kT_{sample}) = i_{LREF}(kT_{sample}) - i_L(kT_{sample}) , \quad (6.15)$$

is then computed. The dead-beat controller is conceived to regulate the inverter average current, whose samples are naturally available at the instants indicated by arrows in Fig. 6-9(a) which correspond to the geometrical midpoints of the inverter voltage pulses (positive and negative). Accordingly, the control circuit is designed to select exactly those samples in the data stream generated by the ADC and to use them to adjust the duty-cycle, aiming at driving the reference tracking error to zero in a single control period. As a result, the
Figure 6-9: Dead-beat controller’s operation principle: (a) the controller acquires $Q \geq 2$ samples per switching period, but only those taken in the clock periods marked by the arrows are used to update the duty-cycle. (b) Detail of the DPWM logic: the binary comparator treats the equality condition differently in the run-up and run-down phases so that, in the steady-state, a constant modulating signal generates perfectly symmetrical voltage pulses, centered on the sampling instants.
duty-cycle is updated *twice* in each modulation period. As will be shown in Sec. 6.2.3, the additional current error samples, available any time $Q > 2$, can be effectively exploited to improve the controller’s large-signal dynamic response.

Considering Fig. 6-8 and Fig. 6-9(a), the following average current ($\bar{i}_L$) dynamic equation can be written:

$$\bar{i}_L(k+1) = \bar{i}_L(k) + d(k) \cdot \frac{V_{DC}}{2L \cdot f_{sw}} - (1 - d(k)) \cdot \frac{V_{DC}}{2L \cdot f_{sw}} - \frac{v_O(k)}{2V_{DC}}$$

representing the zero order hold discrete time version of the inverter output current differential equation. It is now possible to set $\bar{i}_L(k+1) = i_{L,REF}(k)$ and to determine, as a result, the following duty-cycle update algorithm:

$$d(k) = \frac{L \cdot f_{sw}}{V_{DC}} \cdot \epsilon i_L(k) + \frac{v_O(k)}{2V_{DC}} + \frac{1}{2}$$

The result of (6.17) is the input of the DPWM, whose counter operates according to the symmetrical pulse generation strategy shown in Fig. 6-9. As long as the converter’s parameters appearing in (6.16) are *exactly* known, the reference tracking error is brought to zero in a single algorithm iteration.

It is worth noting that, in deriving (6.17), the algorithm calculation time is neglected completely, whereas it is accounted for with a full modulation period delay in the conventional controller formulations. Indeed, (6.17) determines the duty-cycle for the $k$-th control period, based on the most recently acquired average current and output voltage samples, belonging to the same $k$-th time interval. This is possible because the FPGA circuit is able to calculate (6.17) in a single clock cycle, which is, in any case, a negligible amount of time when compared to the switching—or even to the sampling—period. In case of a conventional software implementation, however, this might not be the case and the computation delay would have to be taken into account. In particular, the application of the proposed strategy could result into a not negligible duty-cycle limitation. In the case considered herein, instead, the modulating signal can be updated almost instantaneously, that is, as soon as new average current and output voltage samples are available.

---

2 Please note that the indication of the sampling period $T_{sample}$ has been omitted to simplify the notation.
It is also important to notice that (6.17) is correct as long as the current error sample is taken *exactly* at the midpoint of each inverter voltage pulse. This actually requires a suitable organization of the modulator, that is schematically represented in Fig. 6-9(b). As can be seen, the equality condition between the required duty-cycle numerical representation $d^{\text{int}}$, that is an integer number in the range $[0, N]$, and the DPWM counter is treated differently in the run-up and in the run-down phase. This asymmetry is essential to guarantee that, in the steady-state, the modulator generates symmetrical pulses and that the samples taken at the instants indicated by the arrows correspond exactly to the *average* value of the inverter current.

**Limit Cycle Oscillations**

The current control algorithm (6.17) is exposed to LCO phenomena, as any controller driving a digital pulse width modulator [215, 216]. These can be caused, primarily, by:

1. insufficient resolution in the DPWM;
2. incorrect choice of the controller oversampling ratio $Q$.

Each of these causes are discussed and the appropriate countermeasures presented in the following.

**DPWM resolution.** In a system like that of Fig. 6-8, the DPWM generates LCOs any time the duty-cycle required to achieve the $V \cdot s$ balance for inductor $L$ does not match any of the physically realizable ones (corresponding to one of the possible counter values). As a result, the controller will *always* trigger some LCO. However, the LCO amplitude and frequency can be reduced to practically negligible levels, essentially increasing the DPWM resolution.

A simple criterion to determine the required DPWM resolution can be explained considering Fig. 6-9(a) once again. It is possible to see that the minimum applicable duty-cycle correction is equal to $1/N$. Varying the duty-cycle by such a minimum amount determines, after one half of a modulation period, an average current variation, whose amplitude can be
compared to the current error least significant bit value \( q_{ADC} \). Assuming uniform quantization and unsigned representation for the current samples, the following inequalities can be found:

\[
\frac{1}{N} \leq k_e \cdot \frac{LSB_i}{2} \iff f_{\text{clock}} \geq \frac{V_{DC}}{L} \frac{2^{n_{\text{bit}}}}{i_{L}^{\text{MAX}}},
\]

where \( i_{L}^{\text{MAX}} \) represents the full scale range (FSR) of the current sensor and

\[ k_e = \frac{L f_{\text{sw}}}{V_{DC}} \]

is here defined as the predictive current controller gain. Satisfying these conditions guarantees that enough resolution is available in the DPWM to make all LCOs so small in amplitude to have a negligible impact on the controller’s performance. With the controller parameter values listed in Table 6.1, \( V_{DC} = 400 \text{ V} \) and \( L = 1.2 \text{ mH} \), condition (6.18) requires a 27.31 MHz minimum clock frequency for the DPWM. For this reason, \( f_{\text{clock}} = 28 \text{ MHz} \) has been considered in the controller implementation, yielding \( N = 700 \) when the switching frequency is set to 20 kHz.

Oversampling factor \( Q \). With the proposed algorithm, LCOs can take place even in the presence of very high, ideally infinite, DPWM resolution, unless: \( i) \) the sampling process is synchronized with the modulator and \( ii) \) an even number of current error samples is taken in each modulation period. Only if these necessary conditions are met, in the steady-state all zero crossings of the current error signal are aligned with the average current sampling instants and, consequently, undesired transients are avoided.

Synchronization is ensured by the hardware organization of the controller, where the ADC sampling clock is directly derived from the DPWM clock. In addition, in order to get an even number of samples per switching period, the following design constraint must be satisfied:

\[
Q = 2N/M = 2P \quad N, M, P, Q \in \mathbb{N}, \quad N \geq M.
\]

In other words, not any oversampling factor is compatible with a given DPWM resolution.

Systematic Errors

The described controller is capable of excellent steady-state performance in ideal conditions. In practice, however, the control action is negatively affected by switching dead
times, that are obviously unavoidable. Besides, the ADC latency and—to a much lesser extent—the FPGA calculation delay may induce further systematic control errors. Details on the compensation of these systematic errors are provided in the paper [195].

6.2.2 Small-Signal Behavior

If the above described modulator logic is adopted, then the algorithm (6.17) achieves an ideal one-step delayed dead-beat response to any step reference change. Indeed, by Z-transforming (6.17) the following small-signal discrete time transfer function can be defined:

\[ R(z) = \frac{D(z)}{\epsilon I_L(z)} = \frac{L f_{sw}}{V_{DC}} = k_e, \]  

(6.20)

where \( \epsilon I_L(z) \) and \( D(z) \) are the Z-transform of the current error and the duty-cycle sequence, respectively. Similarly, Z-transforming (6.16), under the assumption of exact system parameter identification, yields:

\[ G(z) = \frac{I_L(z)}{D(z)} = \frac{1}{k_e} \cdot \frac{z^{-1}}{1 - z^{-1}}. \]  

(6.21)

Calculating now the unity feedback closed loop transfer function between the current reference sequence and the actual average current sequence it results:

\[ W(z) = \frac{T_L(z)}{I_{L,REF}(z)} = \frac{R(z)G(z)}{1 + R(z)G(z)} = \frac{z^{-1}}{z^{-1} + \frac{z^{-1}}{1 - z^{-1}}} = z^{-1}. \]  

(6.22)

Equation (6.22) proves that, in a small-signal sense, the algorithm (6.17) generates a current that is a single control period delayed replica of its reference.

It is worth noting that the implementation considered herein reduces the small-signal delay to the minimum achievable duration for a linear, PWM based controller, namely, to one half of the modulation period. This is exactly one quarter of what has been achieved in past implementations like, for example, [97, 209, 210].

A potential limitation for the predictive controller is represented by model mismatches or parametric uncertainties, extensively discussed in several papers, such as [97] or [209]. The same approach adopted in [97, 209] can be applied to the proposed controller to evalu-
ate its sensitivity to parametric uncertainties. From (6.22), it is immediate to prove that the closed loop system eigenvalue is given by:

$$\lambda = \pm \frac{\Delta L}{L} = \pm \frac{\hat{L} - L}{L},$$

(6.23)

where $\Delta L$ represents the absolute uncertainty on the value of inductor $L$, that is, the difference between its estimated value $\hat{L}$ and its true value $L$. As can be seen, the eigenvalue lies within the unity circle any time the relative uncertainty is lower than 100%. Because the inductor variations, even in the presence of partial core saturation, are not likely to be so
large, the controller poses no real stability issues. However, experiments and simulations show that noticeably less ideal dynamic responses (with respect to Fig. 6-10) are obtained any time the parametric error is higher than ±20%. An example of the effects of a +35% inductance estimation error in the controller is shown in Fig. 6-11. As can be seen, although the system is still asymptotically stable, the current error is no longer nulled in a single step; instead, a damped oscillation appears. Therefore, adequate inductance characterization and construction is required to get a consistently high performance from the proposed dead-beat controller.

6.2.3 Large-Signal Response Improvement

As shown in Sec. 6.2.1, the controller modifies the duty-cycle only at predefined instants, separated by time intervals of one half of a switching period. This not only affects the small-signal properties, but also the controller’s dynamic response to large-signal reference step changes. If no provision is taken, the latter will be characterized, in the worst case, by one additional control period delay, which may represent a severe penalization in high performance applications where the current controller is expected to frequently experience fast current reference variations.

Oversampling the current error signal, in principle, may reduce the large-signal response delay, provided that the controller can exploit effectively the additional current samples. To this exact purpose, our control hardware is designed to allow high oversampling factors, that is, to allow the current error to be sampled much more than twice per modulation period. A schematic view of the control hardware and of the FPGA circuit is shown in Fig. 6-12 and Fig. 6-13 respectively. As can be seen, taking advantage of the additional available samples, a large transient detection sub-circuit that is aimed at monitoring the current error time derivative is added to the controller.

Any time the error rate of change becomes significantly larger, in absolute value, than the maximum current variation that is physically possible within a single sampling period interval, namely,

\[ s_{MAX} = \frac{2V_{DC}}{Lf_{sample}}, \]  

(6.24)
the circuit overrides the dead-beat controller and modulator operation and imposes 0 or 100% duty-cycle, depending on the sign of the current error derivative. Please note that (6.24) is a highly selective triggering condition, scarcely prone to noise induced “false positives”. Indeed, the controller reacts only to those transients that would certainly drive the modulator to saturation at the following duty-cycle calculation. The maximum response delay is thus reduced to a single sampling period (plus the ADC latency). If the oversampling factor $Q$ is relatively high, the reaction time can be much smaller than one half of a modulation period.

Once the current error is reduced so much that the current variation required to hit the reference in a control period is smaller than $s_{MAX}$, the dead-beat controller is resumed. Because the controller equation is instantaneous (i.e., no memory is kept of previous control
6.2. Predictive Current Controller

Figure 6-14: Controller large-signal step response during operation with a high modulation index, \( m \geq 0.9 \).
Table 6.3: Dead-beat controller parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock frequency</td>
<td>$f_{\text{clock}}$</td>
<td>28 MHz</td>
</tr>
<tr>
<td>DPWM resolution</td>
<td>$N$</td>
<td>700</td>
</tr>
<tr>
<td>Oversampling rate</td>
<td>$Q$</td>
<td>50</td>
</tr>
<tr>
<td>Voltage sensor gain</td>
<td>$A_v$</td>
<td>2.5 mV/V</td>
</tr>
</tbody>
</table>

cycles) no settling transient can be generated.

The improvement in the large-signal response determined by this control strategy is shown in Fig. 6-14 where the converter operation at a relatively high modulation index is displayed without [Fig. 6-14(a)] and with [Fig. 6-14(b) and 6-14(c)] the transient detection sub-circuit. As can be seen in Fig. 6-14(a), without the sub-circuit the current reference variation is detected with a certain delay, indicated by $\Delta T$. In addition, because the modulation index is high, an undershoot is generated. Indeed, without oversampling, the controller acquires just three current error samples during the transition. In this particular case, the samples happen to be placed so that no correction is applied to the duty-cycle until the current has gone well below the desired set-point. Thanks to oversampling ($Q = 10$), in Fig. 6-14(b) the response delay is significantly reduced, together with the undershoot effect. Finally, in Fig. 6-14(c), that considers a higher oversampling factor ($Q = 50$), both the delay and the undershoot are practically eliminated. It is worth noting, however, that undershoot (as well as overshoot) effects are not easily observed at lower modulation indexes, even if the detection sub-circuit is not activated. Indeed, for a low current rate of change, a relatively large number of samples is taken during any transient, so that the conventional sampling strategy is typically able to prevent severe controller saturation. The response delay instead, cannot be avoided. Therefore, the transient detector provides the most significant practical benefits exactly in the minimization of the response delay. With the controller parameter values listed in Table 6.3, the step response delay in large-signal conditions is expected to be, in any case, lower than 1.5 $\mu$s, a very low value that is experimentally verified in the following section.
6.2.4 Experimental Test

Implementation Details

The FPGA implementation circuit comprises two different clock domains, this allows to optimize power consumption and relax synthesis constraints whenever possible. The fastest domain operates on a 60 MHz clock, and includes the calculator of equation (6.17), the ADC read sub-circuit and the transient detector sub-circuit. Differently from the calculator, which operates on demand, the ADC read circuit is continuously working in the background, so as to make transient detection possible. Calculations are always executed in a single master clock cycle. Accordingly, the observed worst case duty-cycle update delay is equal to two clock periods (i.e., $\approx 33 \text{ ns}$), the first one being used to transfer the samples from the ADC to the calculator and the second one to perform the calculation of (6.17). Such a delay represents a negligible fraction of the 50 $\mu$s modulation period, and would still be negligible even if significantly higher modulation frequencies (up to a few hundred kHz) are considered.

The DPWM is implemented in a different, 28 MHz clock domain and represents the heart of the circuit. Its clock is used to derive the ADC clock, which is one of the outputs of the FPGA chip. Setting $M = 28$, a 1 MHz sampling frequency (i.e., $Q = 50$) has been obtained. The other FPGA outputs are the inverter switch gate signals, once again generated by the modulator sub-circuit. In addition, the DPWM unit generates all the internal synchronization signals, like the data request signal, used to activate the control equation calculator at the desired instants.

Results

The controller’s response to current reference step variations is shown in Fig. 6-15 for an AC current reference signal synchronized in phase with the imposed 50 Hz, 230 V$_{\text{rms}}$ output voltage. Similarly to what observed in Sec. 6.1.3 for the case of the hysteresis controller, the transient response is close to ideal, notably, the current variation has maximum speed, with no unnecessary switching and no undesired settling transient taking place [see Fig. 6-15(b)]. Therefore, the average converter current settles onto the new reference in the
minimum time compatible with the available converter hardware.

In Fig. 6-16 the controller’s response to a reference step variation is shown. Thanks to the oversampled implementation and to the transient detection algorithm, the controller can react well before the expected duty-cycle update instant, differently from what a conventional implementation would do, which yields a negligible large-signal response delay. This is clearly visible in Fig. 6-16(a), where the current inverts its slope immediately after the reference signal has changed. A clean response with no overshoots and no visible limit cycle effects is hence obtained, which confirms the simulation result of Fig. 6-14(c).

For better highlighting the improvement with respect to a more conventional imple-
6.2. Predictive Current Controller

Figure 6-16: Experimental DC step responses of the proposed current controller to a step reference variation from $-15\,\text{A}$ to $+15\,\text{A}$ and vice-versa. (a) with the transient detection circuit enabled; (b) without transient detection. Traces are: inductor current $i_L$ (5 A/div) and reference current signal $i_{L\,\text{REF}}$ (200 mV/div). Time-base: 100 µs/div.
Figure 6-17: Current error acquisition and processing circuit structure of the oversampled PI controller.

Im entation, Fig. 6-16(b) shows the step response when the transient detection algorithm is disabled. In this case, the current does not change its trajectory until the next duty-cycle adjustment is triggered by the DPWM, which determines, in this particular example, a 18 µs additional response delay. As mentioned before, because the modulation index is low (specifically, it is close to zero), no undershoot takes place, even if the transient detector is disabled.

6.3 Comparison

In this section the proposed oversampled current controllers are compared with a more conventional solution, represented by the oversampled proportional-integral (PI) current controller. This comparison aims at quantifying the advantages and disadvantages characterizing the different approaches and at highlighting the improvements brought by the proposed solutions described in Sec. 6.1 and Sec. 6.2.

6.3.1 The Conventional Oversampled PI Current controller

The hardware configuration of the controller is schematically shown in Fig. 6-17. As can be seen, the current error is sampled and subsequently processed at the occurrence of a clock pulse, derived from the DPWM clock that defines the time resolution of the modulation period. The typical signals for this type of controller are illustrated in Fig. 6-18, where the considered symmetrical DPWM implementation is displayed.
6.3. Comparison

As usual, the DPWM clock frequency is an integer multiple of the switching frequency, so that each modulation period is divided into $2N$ DPWM clock periods, with:

$$N = \frac{1}{2T_{DPWM} f_{sw}} = \frac{f_{DPWM}}{2 f_{sw}}. \quad (6.25)$$

The current error is acquired every $M$ DPWM clock cycles with $M$ chosen among the integer sub-multiples of $N$, that is, $N/M = P$, $P \in \mathbb{N}$. As a result, the oversampling factor $Q$ of the controller can be defined as:

$$Q = 2 \frac{N}{M}. \quad (6.26)$$

As well known, closing a control loop around a DPWM may cause the occurrence of LCOs, even when oversampling is not considered [215]. A detailed analysis of this phenomenon for oversampled voltage regulation loops in buck converters is presented in [217]. Even if the considered controller is aimed at regulating the converter current, the same problem can obviously be expected to take place. In order to minimize its impact on the converter’s performance the following criterion has been applied: supposing a one LSB wide duty-cycle oscillation is taking place, this can be considered to have negligible consequence if it generates an average current variation, in a switching period, that is lower

---

**Figure 6-18:** Digital pulse width modulator operation with a multi-sampled proportional integral (PI) current controller. The modulating signal $m$ is the PI controller output, $T_{DPWM} = 1/f_{DPWM}$ and $T_{sw} = 1/f_{sw}$. 

$$v_{INV}$$

$+V_{DC}$

$-V_{DC}$

$N$

$T_{sample}$

$m$

$0$

$T_{DPWM}$

$T_{sw}$

$2T_{sw}$

$2N T_{DPWM}$

$t$
than half the zero bin of the current error sample numerical representation. Basically, this happens when:

\[
f_{DPWM} \geq \frac{2^{n_{bit}+1} V_{DC}}{L i_{L}^{MAX}},
\]

where \( i_{L}^{MAX} \) represents the full scale range in \textit{ampere} of the current sensor. Clearly, (6.27) does not represent a necessary nor a sufficient condition to prevent LCOs, because larger duty-cycle variations can be generated, depending on the control system non-linearities, but also on the presence of noise. Adopting (6.27) as a design criterion guarantees that enough resolution is available in the DPWM to prevent the most common LCO condition, that is the non-existence of a stable DC operating point for the modulator, from perturbing the current controller significantly. In general, this makes the impact of the LCO on the regulated current practically negligible.

The PI controller gains can be easily selected imposing the desired crossover frequency and phase margin. Exploiting oversampling, the small-signal delay of the DPWM with symmetrical, triangular carrier reduces by a factor \( Q \) with respect to its natural implementation where, as known, it exactly corresponds to a \( T_{sw}/2 \) ZOH delay \([218]\). As a result, the current loop bandwidth can be pushed closer to its theoretical limit, determined by the converter output impedance.

It is easy to prove that the closed loop transfer function between the current reference and the inverter output current is given by the following expression:

\[
W_{IPI}(s) = \frac{I_L(s)}{I_{L,REF}(s)} = \frac{G_{PWM}(s) H(s)}{1 + G_{PWM}(s) Z_O(s) H(s)}, \tag{6.28}
\]

where

\[
G_{PWM}(s) = k_{i,sense} \frac{2 V_{DC}}{N} \cdot e^{-\frac{T_{sw}}{2Q}};
\]

\[
Z_O(s) = \frac{1}{sC} + sL + ESR_L \approx sL; \tag{6.29}
\]

\[
H(s) = K_P + \frac{K_I}{s}.
\]
6.3. Comparison

Equation (6.28) is important to estimate the equivalent small-signal delay of the closed loop current controller. Please note that the approximation \( Z_O(s) \approx sL \) only holds around the controller’s crossover frequency and is not considered in the analysis of the small-signal performance, but just to design the PI controller.

6.3.2 Experimental Results

The PI controller has been designed for a 3 kHz bandwidth and 60° minimum phase margin. The oversampling factor has been set to \( Q = 20 \); the same factor has been used for the predictive controller as well. Instead, for the hysteresis controller, the oversampling factor has been chosen four times higher to guarantee a sufficiently tight control of the converter switching frequency.

Small-Signal Response Test

One of the expected outcomes of the comparison presented in this section is the estimation of the small-signal response characteristics of each of the considered current controllers. For the linear controllers, an analytical solution to the problem, albeit under some simplifying assumptions, is reported in Sec. 6.3.1 and Sec. 6.2.2. For the non-linear controller of Sec. 6.1 instead, only numerical simulation and experimental measurements can give an estimation of the achievable phase lag, as mentioned in Sec. 6.1.2.

Experimental measurements have been performed for the three controllers and compared to analytical or, for the hysteresis controller, simulation results. The tests have been performed injecting a small sinusoidal perturbation signal into the current control loop and measuring the output current. The perturbation amplitude was set equal to 5% of the considered DC reference current. Then, Discrete Fourier Transform (DFT) has been calculated on the output current samples in a sufficiently large time span, so as to determine the phase and amplitude of the injected perturbation effect with adequate resolution and precision. In all experiments, the converter output voltage has been externally controlled to a constant DC level so as to achieve constant modulation index operation. The modulation index,
defined as:

\[ m(t) = \frac{v_O(t)}{V_{DC}}, \quad (6.30) \]

has been set to the value corresponding to the peak of the expected average sinusoidal output voltage, equal to about 0.82. The results are presented in Fig. 6-19.

It is interesting to observe how experiments confirm the analytical results for the linear controllers, and the hypothesis on the hysteresis controller dynamic performance. In absolute terms, all the controllers guarantee a high performance level. In the considered bandwidth, extending from 10 Hz to 3.0 kHz, the amplitude response is practically flat (the measured maximum deviation is lower than 3 dB) while the phase shift is minimum for the hysteresis controller (equal to \(-3^\circ\) at 3.0 kHz) and maximum for the PI controller (equal to \(-49^\circ\) at 3.0 kHz).

**Large-Signal Response Test**

In this case, the controllers have been compared by considering their settling transients after a step change of the constant reference current. The obtained experimental results are shown in Fig. 6-20 and Fig. 6-21. In particular, Fig. 6-20(a) and Fig. 6-20(b) show the measured responses to a change in the reference current from 0 A to 10 A and from 10 A to 0 A, respectively, when the converter output is connected to a voltage source imposing \(v_O = 280\) V. The relatively high, positive output voltage causes the positive current slope to be much lower than the negative one; the latter case allows to highlight how the best responsiveness is offered by the hysteresis and the predictive controllers, while the worse one is given by the PI controller. In all the cases, the reference step change is detected with minimum delay, specifically in a single sampling period. Consistent results are obtained in grid-tied operation as well; Fig. 6-21 shows the response to 180° phase steps in a 50 Hz sinusoidal reference current. A different test consisted in tracking a 50 Hz, 10 A peak amplitude, sinusoidal reference signal and measuring the resulting THD, considering harmonic components up to order 40. During the test, the grid voltage was intentionally polluted with third, fifth, seventh and eleventh harmonics, for a total THD equal to 3%. Table 6.4 reports the most relevant results of the performed experiments in the three cases.
Figure 6-19: Bode plots from the analysis (dashed) and experiments (solid) of: (a) PI, (b) deadbeat, (c) hysteresis. The analysis is replaced by numerical simulation in case (c).
Table 6.4: Experimental results for the current controllers

<table>
<thead>
<tr>
<th></th>
<th>PI</th>
<th>Predictive</th>
<th>Hysteresis</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase shift @ 0.5 kHz</td>
<td>−8°</td>
<td>−5°</td>
<td>−0°</td>
</tr>
<tr>
<td>Phase shift @ 1.0 kHz</td>
<td>−18°</td>
<td>−10°</td>
<td>−1°</td>
</tr>
<tr>
<td>Phase shift @ 2.0 kHz</td>
<td>−37°</td>
<td>−19°</td>
<td>−2°</td>
</tr>
<tr>
<td>Phase shift @ 3.0 kHz</td>
<td>−49°</td>
<td>−28°</td>
<td>−3°</td>
</tr>
<tr>
<td>THD of 50Hz sinusoid</td>
<td>1.52%</td>
<td>0.82%</td>
<td>1.47%</td>
</tr>
</tbody>
</table>

As far as the measured total harmonic distortion of the inverter current is concerned, it is possible to notice that: i) all the controllers guarantee low distortion levels, which implies a good rejection of disturbances coming from the grid voltage, ii) by comparing the measured THDs, the predictive controller performs better than the other two controllers and that the PI controller shows the highest distortion. Fact ii) happens because the wide small-signal bandwidth of the predictive and the hysteresis controllers allows to better reject grid voltage disturbances with respect to the PI controller, whereas the low frequency harmonics disturb the instantaneous switching frequency control of the hysteresis controller and make it perform worse than the predictive one in terms of current THD.
6.3. Comparison

(a) Positive step of the reference current ($v_O = 280$ V)

(b) Negative step of the reference current ($v_O = 280$ V)

Figure 6-20: Experimental measurement of the considered controllers’ large-signal step responses.
Figure 6-21: Experimental measurement of the considered controllers’ large-signal step responses: $180^\circ$ phase steps of a sinusoidal reference current during grid-tied operation ($V_G = 230\text{ V}_{\text{RMS}}, f_1 = 50\text{ Hz}$).
6.4 Summary

In this chapter, a couple of digital, high performance, current controllers that perfectly fit the requirements of grid-tied converters are presented. In particular, these controllers fit the needs of utility interface converters, as explained in details in [192].

The first controller is a fixed-frequency hysteresis current controller. Its operation results into an almost constant switching frequency in steady-state, while retaining the wide small-signal bandwidth and minimum large-signal response delay that are typical of non-linear controllers. The second controller is a minimum delay version of the dead-beat current controller. With this technique the small-signal response delay is reduced to one quarter of a switching period; the large-signal response delay is reduced to a single sampling period, plus the ADC latency.

The performances of the proposed current controllers are demonstrated by means of a laboratory prototype and compared with a more conventional controller, precisely, the oversampled PI regulator. The comparison shows that all the considered controllers attain high performance levels. In the considered bandwidth—spanning the frequency range [10Hz, 3.0 kHz]—the amplitude response is practically flat while the phase shift is minimum for the hysteresis controller (equal to $-3^\circ$ at 3.0 kHz) and maximum for the PI controller (equal to $-49^\circ$ at 3.0 kHz). Reference step changes are detected with both minimum delay and rise time for the hysteresis and deadbeat controllers, while the response of the PI regulator is, consistently with its small-signal bandwidth, significantly slower. As discussed in [192], the results attained with the reported studies provide insights on how to select the most appropriate controller for particular applications, such as the one relevant to utility interface converters.
Chapter 7

The Power-Based Control

This chapter describes a model-free control algorithm, called power-based control, where a master controller drives all distributed units to pursue the goals of secondary and tertiary control (see Table 2.2 in Ch. 2). In particular, the algorithm aims at regulating the power injection of controllable DERs (i.e., UI and EGs) so that the following objectives are simultaneously fulfilled:

- power flow at the PCC of the microgrid follows a pre-assigned profile;

- voltage magnitudes at the point of connection of controllable DERs are below a given threshold.

The former is an extremely valuable feature for a microgrid clustering renewable sources because it enables dispatchability. The latter allows to manage distribution network congestion during periods of peak production, so that to limit the stress to electrical infrastructures. To the purpose, each active unit is committed to contribute to microgrid power needs in proportion of its power capability, leading to a uniform utilization of DERs and thermal stress in EPPs.

It is shown that, when integrated into the master/slave architecture described in Ch. 5, the final microgrid can benefit of favorable features in terms of stability, robustness to grid parameter variations, dynamic response, and implementation requirements.
7.1 Microgrid Architecture and Control

Let’s refer to the master/slave microgrid architecture introduced in Ch. 5, Fig. 5-1 and Fig. 5-2. It comprises a utility interface (UI), $N$ energy gateways (EGs), and a set of passive nodes. As explained in Sec. 5.2, the UI permanently performs as a voltage source, and behaves as grid-supporting unit in grid-connected operation and as grid-forming unit in islanded operation. The EGs are always controlled as current sources. An ICT infrastructure provides the communication link between the UI, located at the PCC and hosting the microgrid master controller (MC), and the EGs, spread over the grid and performing as slave units.

To regulate the PCC power flow, the power-based control uses the principles described in Sec. 5.1. Specifically, in the power-based control the interaction among the MC and the EGs takes place in two phases. In the first phase, MC gathers from each EG a data packet that conveys the information of its local energy availability; in the second phase, MC broadcasts to all the EGs a common control packet that is finally translated by each EG into a particular power reference.\(^1\) Power references are derived by EGs taking into account constraints on power availability and the maximum voltage magnitude ($V_{\text{max}}$) at the point of connection. Fig. 7-1 highlights the two phases.

The following sections describe the operation of the power-based control algorithm in more details.

7.2 Data Collection

At the beginning of the $(\ell + 1)$-th cycle, that is, at time instant $\ell T$, the MC determines the total active power $p_{\text{MG}}(\ell)$ and reactive power $q_{\text{MG}}(\ell)$ absorbed by the microgrid at PCC.\(^2\) This power is equal to the sum of the power drawn from the mains (i.e., $p_G$, $q_G$) and the power delivered by the UI (i.e., $p_{\text{UI}}$, $q_{\text{UI}}$). Moreover, for $n \in \{1, \ldots, N\}$, the local controller of the $n$-th EG (i.e., EG\(_n\)) sends the following data to the MC:

\(^1\)It is worth remarking that to broadcast a single, unique, reference to all the controllable units represents an advantageous feature of the approach, because it limits the workload to the communication infrastructure.

\(^2\)For convenience, quantities are denoted simply by indicating the relevant control cycle, therefore, for example, by using $p_{\text{MG}}(\ell)$ in place of $p_{\text{MG}}(\ell T)$. 

176
CHAPTER 7. THE POWER-BASED CONTROL

Figure 7-1: Master/slave microgrid architecture with power-based control.

Control Levels

Power-based control
Centralized management of DERs to fulfill the microgrid power needs
Actors: MC and EGs

Local control
Local optimization of energy resources and local power quality control (overvoltage control)
Actors: EGs
7.2. Data Collection

- the active power $p_n(\ell)$ and the reactive power $q_n(\ell)$ generated during the $\ell$-th control cycle;
- the estimated active power $\hat{p}_n(\ell + 1)$ that will be generated by the local renewable source in the current control cycle, namely, during the time interval $(\ell T, (\ell + 1)T)$;
- the estimated minimum active power $\hat{p}_n^{\min}(\ell + 1)$ and maximum active power $\hat{p}_n^{\max}(\ell + 1)$ that the EG can inject during the current control cycle by taking into account all the local constraints, including the maximum power that can be delivered ($\hat{p}_S^{\text{out}}$) or absorbed ($\hat{p}_S^{\text{in}}$) by the local energy storage unit; in particular:
  - if $|v_n(\ell)| < V_{\text{max}}$ (i.e., no voltage violations), then:
    \[
    \begin{align*}
    \hat{p}_n^{\min}(\ell + 1) &= \hat{p}_n(\ell + 1) - \hat{p}_S^{\text{in}}(\ell + 1), \\
    \hat{p}_n^{\max}(\ell + 1) &= \hat{p}_n(\ell + 1) + \hat{p}_S^{\text{out}}(\ell + 1),
    \end{align*}
    \tag{7.1}
    
    \] during grid-connected operation, and
  - if $|v_n(\ell)| \geq V_{\text{max}}$, which corresponds to an overvoltage condition at the point of connection of the $n$-th EG, then $\hat{p}_n^{\min}, \hat{p}_n^{\max}$ and $\hat{p}_n$ are set equal to $p_n(\ell)$, that is:
    \[
    \begin{align*}
    \hat{p}_n^{\min}(\ell + 1) &= -\hat{p}_S^{\text{in}}(\ell + 1), \\
    \hat{p}_n^{\max}(\ell + 1) &= \hat{p}_n(\ell + 1) + \hat{p}_S^{\text{out}}(\ell + 1),
    \end{align*}
    \tag{7.2}
    
    \] during islanded operation;
- the rated apparent power $\hat{a}_n(\ell + 1)$ of the EPP of the EG inverter and its temporary overloading capability $\hat{a}_n^{\text{over}}(\ell + 1)$.

In a basic implementation, the estimated quantities for cycle $\ell + 1$ are simply considered equal to the values at control cycle $\ell$. In more advanced implementations, during grid-connected operation it is possible to take advantage of additional information (e.g., node measurements for photovoltaic modules).
voltage statistics, weather forecasts) to learn how to conveniently define, on a long-term basis, the parameters $\hat{p}_{\text{out}}^{\text{Sn}}$ and $\hat{p}_{\text{in}}^{\text{Sn}}$, for example, in order to maximize the local energy production.

It is worth remarking how definitions (7.1) and (7.2) given for the estimated minimum active power $\hat{p}_{\text{min}}^{\text{n}}$ reflect different control priorities in grid-connected and islanded operation. Indeed, during grid-connected operation it is more advantageous to extract all the power available from renewables (e.g., by operating PV sources at their maximum power point), whereas during islanded operation it is of paramount importance to guarantee the active power balance for the islanded system. In this light, $\hat{p}_{\text{min}}^{\text{n}}$ is set equal to $\hat{p}_{\text{n}} - \hat{p}_{\text{in}}^{\text{Sn}}$ in grid-connected mode, so that each EG would produce at least the power available from the local source, independently from the state of charge of the local energy storage, whereas equal to $-\hat{p}_{\text{in}}^{\text{Sn}}$ during islanded mode, to allow EGs to provide non-positive active power injection when generation exceeds absorption.

### 7.3 Preprocessing

Concurrently with the operation of EGs, on the basis of the collected data the master controller determines:

- the total active and reactive power delivered by EGs along cycle $\ell$:

$$p_{n,\text{tot}} (\ell) = \sum_{n=1}^{N} p_{n} (\ell) ,$$  \hspace{1cm} (7.4)

$$q_{n,\text{tot}} (\ell) = \sum_{n=1}^{N} q_{n} (\ell) ;$$  \hspace{1cm} (7.5)

- the total active and reactive power absorbed within the microgrid along cycle $\ell$ by non-controllable units (i.e., non-controllable loads and DERs):

$$p_{l,\text{tot}} (\ell) = p_{\text{MG}} (\ell) + p_{n,\text{tot}} (\ell) ,$$  \hspace{1cm} (7.6)

$$q_{l,\text{tot}} (\ell) = q_{\text{MG}} (\ell) + q_{n,\text{tot}} (\ell) ;$$  \hspace{1cm} (7.7)
which takes into account comprehensively the overall electrical load and the losses on the power lines.

- the estimated active power \( \hat{p}_{l,tot} (\ell + 1) \) and reactive power \( \hat{q}_{l,tot} (\ell + 1) \) that will be absorbed by microgrid loads in the next control cycle \( \ell + 1 \) and the reference for the total power \( p_{n,tot}^* (\ell + 1), q_{n,tot}^* (\ell + 1) \) to be delivered by EGs:

\[
\hat{p}_{l,tot} (\ell + 1) = p_{l,tot} (\ell),
\]
\[
p_{n,tot}^* (\ell + 1) = \hat{p}_{l,tot} (\ell + 1) - p_{MG}^* (\ell + 1),
\] (7.8)

\[
\hat{q}_{l,tot} (\ell + 1) = q_{l,tot} (\ell),
\]
\[
q_{n,tot}^* (\ell + 1) = \hat{q}_{l,tot} (\ell + 1) - q_{MG}^* (\ell + 1),
\] (7.9)

where \( p_{MG}^* (\ell + 1) \) and \( q_{MG}^* (\ell + 1) \) represent the assigned reference power flow for the microgrid for the next control cycle;

- the estimated total active power generated by EGs in cycle \( \ell + 1 \) and the corresponding upper and lower limits:

\[
\hat{p}_{n,tot} (\ell + 1) = \sum_{n=1}^{N} \hat{p}_n (\ell + 1),
\] (7.10)

\[
p_{n,tot}^{\text{min}} (\ell + 1) = \sum_{n=1}^{N} p_n^{\text{min}} (\ell + 1),
\] (7.11)

\[
p_{n,tot}^{\text{max}} (\ell + 1) = \sum_{n=1}^{N} p_n^{\text{max}} (\ell + 1);
\] (7.12)

- the estimated maximum reactive power that the active nodes can deliver in normal operation or in overloading condition in cycle \( \ell + 1 \):

\[
\hat{q}_{n}^{\text{max}} (\ell + 1) = \sqrt{\hat{a}_n^2 (\ell + 1) - \hat{p}_n^2 (\ell + 1)},
\]
\[
\hat{q}_{n}^{\text{max}} (\ell + 1) = \sum_{n=1}^{N} \hat{q}_n^{\text{max}} (\ell + 1),
\] (7.13)
\[ \hat{q}_{n}^{\text{over}} (\ell + 1) = \sqrt{\hat{q}_{n}^{\text{over}}^2 (\ell + 1) - \hat{p}_{n}^2 (\ell + 1)} \]

\[ \hat{q}_{n}^{\text{over}} (\ell + 1) = \sum_{n=1}^{N} \hat{q}_{n}^{\text{over}} (\ell + 1) . \] (7.14)

Based on the global status of controllable DERs (i.e., EGs) obtained above, the MC regulates the power flow at the PCC to track the references \( p_{MG}^*, q_{MG}^* \), given a pre-assigned power absorption profile from the main grid \( p_G^*, q_G^* \). Accordingly, the power exchange at the terminals of the UI are:

\[ \hat{p}_{UI}(\ell + 1) = p_{MG}^*(\ell + 1) - p_{G}^*(\ell + 1) , \] (7.15)

\[ \hat{q}_{UI}(\ell + 1) = q_{MG}^*(\ell + 1) - q_{G}^*(\ell + 1) . \] (7.16)

While references \( p_G^*, q_G^* \), that are actuated by the UI [219], are either set according to the negotiation on energy exchange with the DSO taking place in the tertiary control layer (see, e.g., Sec. 2.5.3 and [71]) or set to zero during the islanded operating mode, references \( p_{MG}^*, q_{MG}^* \) are locally adjusted by the MC according to the energy state of the UI, like, for example, in [39].

### 7.4 Setpoint Computation

The estimated quantities (7.8)-(7.14) are the input data for the control algorithm that drives the distributed EGs. In order to actuate it, the MC generates two control variables \( \alpha_p \) and \( \alpha_q \) (both ranging in the interval \([0, 2]\)) that are finally broadcasted to all the EGs, namely, applied to the whole microgrid. Once new control coefficients are available, each EG autonomously compute its own set-point of power to be exchanged with the grid \( (p_{n}^*, q_{n}^*) \).

The following subsections describe how control variables \( \alpha_p \) and \( \alpha_q \) and set-points \( p_{n}^* \) and \( q_{n}^* \) are calculated, respectively, by the MC and the EGs.

#### 7.4.1 Active Power Control

The active power is controlled by variable \( \alpha_p \), which is set by the MC depending on the operation mode. Four operating modes can be distinguished:
7.4. Setpoint Computation

1) \( p^*_{n,\text{tot}} (\ell + 1) < \hat{p}^\text{min}_{n,\text{tot}} (\ell + 1) \) in this case, the loads are expected to absorb a total active power lower than the minimum power the active nodes can deliver. As a result, the MC sets:

\[
\alpha_p = 0 ,
\]  

(7.17)

and each EG sets its active power reference \( p^*_n (\ell + 1) \) at the minimum allowed value:

\[
p^*_n (\ell + 1) = \hat{p}^\text{min}_n (\ell + 1) .
\]  

(7.18)

The power balance can temporarily be ensured by diverting the power in excess to the UI, which stores it in its energy storage device, as described in [38]. Of course, this situation can be sustained for a limited time, then loads and/or generators must be readjusted (e.g., MPPT’s must be de-tuned so as to extract less power) to restore equilibrium.

2) \( \hat{p}^\text{min}_{n,\text{tot}} (\ell + 1) \leq p^*_{n,\text{tot}} (\ell + 1) < \hat{p}^\text{max}_{n,\text{tot}} (\ell + 1) \) the expected load power is lower than the generated power but the excess of generation can be temporarily diverted into distributed storage units. In this case, the UI does not contribute to power balance, and the MC sets the value of \( \alpha_p \) as:

\[
\alpha_p = \frac{p^*_{n,\text{tot}} (\ell + 1) - \hat{p}^\text{min}_{n,\text{tot}} (\ell + 1)}{\hat{p}^\text{max}_{n,\text{tot}} (\ell + 1) - \hat{p}^\text{min}_{n,\text{tot}} (\ell + 1)} , \quad 0 \leq \alpha_p < 1 .
\]  

(7.19)

Correspondingly, each active node sets its active power reference as:

\[
p^*_n (\ell + 1) = \hat{p}^\text{min}_n (\ell + 1) + \alpha_p (\hat{p}_n (\ell + 1) - \hat{p}^\text{min}_n (\ell + 1)) .
\]  

(7.20)

3) \( \hat{p}_{n,\text{tot}} (\ell + 1) \leq p^*_{n,\text{tot}} (\ell + 1) < \hat{p}^\text{max}_{n,\text{tot}} (\ell + 1) \) the expected load power is higher than generated power but the difference can be supported, temporarily, by distributed energy storage. In this case, the UI does not contribute to power balance, and the MC sets the value of \( \alpha_p \) as:

\[
\alpha_p = 1 + \frac{p^*_{n,\text{tot}} (\ell + 1) - \hat{p}_{n,\text{tot}} (\ell + 1)}{\hat{p}^\text{max}_{n,\text{tot}} (\ell + 1) - \hat{p}_{n,\text{tot}} (\ell + 1)} , \quad 1 \leq \alpha_p < 2 .
\]  

(7.21)
Correspondingly, each active node sets its active power reference as:

$$p^*_n(\ell + 1) = \hat{p}_n(\ell + 1) + (\alpha_p - 1) (\hat{p}^\max_n(\ell + 1) - \hat{p}_n(\ell + 1)) .$$  \hspace{1cm} (7.22)$$

4) $p^*_{n,tot}(\ell + 1) \geq \hat{p}^\max_{n,tot}(\ell + 1)$ the loads are expected to absorb a total power which is greater than the maximum power the active nodes can deliver. In this case the MC sets:

$$\alpha_p = 2 .$$  \hspace{1cm} (7.23)$$

Correspondingly, each active node sets its active power reference as:

$$p^*_n(\ell + 1) = \hat{p}^\max_n(\ell + 1) .$$  \hspace{1cm} (7.24)$$

The power balance can temporarily be ensured at the expense of the energy stored in the UI. After some time, of course, some of the loads and/or generators will have to be readjusted to restore the equilibrium.

By considering (7.18), (7.20), (7.22), (7.24), the control law for EGs written in a compact form is:

$$p^*_n = \hat{p}^\min_n(\ell + 1) + (\hat{p}_n(\ell + 1) - \hat{p}^\min_n(\ell + 1)) \cdot \min (\alpha_p, 1) + (\hat{p}^\max_n(\ell + 1) - \hat{p}_n(\ell + 1)) \cdot \max (\alpha_p - 1, 0) .$$  \hspace{1cm} (7.25)$$

The control principle behind (7.25) is to make EGs to contribute to the power needs of the microgrid—measured at the microgrid’s PCC—in proportion of their capability of deliver or absorb power, thus allowing to obtain a uniform exploitation of available resources, without preventing EGs to pursue local objectives.

**Voltage Magnitude Control**

In order to maintain the voltage magnitudes at active nodes below a given threshold $V^\max$, for $n \in \{1, \ldots, N\}$, EG$_n$ applies a voltage control which is based only on local measure-
7.4. Setpoint Computation

ments of the voltage magnitude. Precisely, $E_{G_n}$ continuously measures $|v_n|$ and, in case
an overvoltage occurs at some time instant $\bar{t}$, it adjusts the power injection according to the
following rule:

$$\dot{p}_n(t) = -k_I (|v_n(t)| - V_{\text{max}}),$$

(7.26)

for $t \geq \bar{t}$, where $p_n(\bar{t}) = p_n^*$. In this case $E_{G_n}$ keeps applying the purely local voltage
control described in (7.26) as long as the injected power $p_n$ is lower than the power reference
calculated as per (7.25) by using the received $\alpha_p$ and the actual [i.e., those indicated
in (7.1) or (7.2)] parameters $\hat{p}_n$, $\hat{p}_n^{\min}$, and $\hat{p}_n^{\max}$.

The rationale behind this local control law is the following. If the node at which $E_{G_n}$ is
connected is experiencing an overvoltage it means that node $n$ cannot accept the power
$E_{G_n}$ is injecting; accordingly, $E_{G_n}$ starts to decrease $p_n$ as described in (7.26), relaying
on the fact that in a mainly resistive scenario, by decreasing the active power injection at
grid nodes, the corresponding voltage magnitudes decrease as well. The effectiveness of
this choice is discussed further in Sec. 7.5 whereas, a more formal analysis of the control
scheme is provided in Sec. 7.6.

Observe also that, if there exists $\tilde{t}$ such that $|v(\tilde{t})| = V_{\text{max}}$, then the power $p_n(\tilde{t})$
represents the power that the node where $E_{G_n}$ is connected can receive without experi-
encing overvoltages. In general, it might happen that, during the overvoltage condition,
$\hat{p}_n ((\ell + 1)T) < \hat{p}_n^{\min} (\ell + 1)$; in this case the overproduction $\hat{p}_n^{\min} (\ell + 1) - \hat{p}_n ((\ell + 1)T)$
is assumed to be curtailed.

7.4.2 Reactive Power Control

The reactive power is controlled by variable $\alpha_q$, which is set by the MC depending on the
operation mode. There are two operation modes:

I) $q_{n,\text{tot}}^* (\ell + 1) \leq q_{n,\text{tot}}^{\max} (\ell + 1)$ load requirements can be met by distributed EGs. In
this case the MC sets:

$$\alpha_q = \frac{q_{n,\text{tot}}^* (\ell + 1)}{q_{n,\text{tot}}^{\max} (\ell + 1)}, \quad 0 \leq \alpha_q \leq 1.$$  

(7.27)
Correspondingly, each active node sets its reactive power reference as:

\[ q_n^* (\ell + 1) = \alpha_q \cdot q_{n_{\text{max}}} (\ell + 1). \]  (7.28)

1) \( q_{n_{\text{tot}}}^* (\ell + 1) = q_{n_{\text{max}}} (\ell + 1) \) loads requirement can only be met by overloading the EGs. In this case the MC sets:

\[ \alpha_q = 1 + \frac{q_{n_{\text{tot}}}^* (\ell + 1) - q_{n_{\text{tot}}}^* (\ell + 1)}{q_{n_{\text{over}}}^* (\ell + 1) - q_{n_{\text{max}}}^* (\ell + 1)}, \quad 1 < \alpha_q \leq 2. \]  (7.29)

Correspondingly, each active node sets its reactive power reference as:

\[ q_n^* (\ell + 1) = q_{n_{\text{max}}} (\ell + 1) + (\alpha_q - 1) (q_{n_{\text{over}}}^* (\ell + 1) - q_{n_{\text{max}}}^* (\ell + 1)). \]  (7.30)

7.4.3 Grid-Connected Mode: Active and Reactive Power Control

The strategy described above allows to control the microgrid’s power absorption \( p_{MG} \) in both grid connected and islanded mode of operation. The different definition given in (7.2) and (7.1) is meant to guarantee the regulation of the power absorbed by the microgrid while operating islanded and the complete extraction of the power potentially available from renewables while operating grid connected.

Now, it is worth remarking that while operating connected to the mains the above control strategy can also be used to obtain a conventional grid-connected operation, where DERs simply inject the locally generated power in compliance with grid standards. This is obtained by the MC by setting \( \alpha_p = 1 \), so that the total power generated by DERs is injected into the grid. Local power needs (e.g., to restore the state of charge of the ES at the nominal value) continue to be taken into account by EGs, by correcting the estimates of generated power \( \hat{p}_n (\ell + 1) \). In any case, the power balance is ensured by the utility grid.

As far as reactive power compensation is concerned, the UI first decides its contribution \( q_{UI}^* \) for the next control cycle. Then, it adjusts the total reactive power requested to the EGs
7.5. Remarks on Voltage Control

according to the equation:

\[ q_{n,tot}^* (\ell + 1) = \hat{q}_{l,tot} (\ell) - q_{UI} (\ell + 1). \]  

(7.31)

Both for active and reactive power, the UI can also distribute the references differently in the three phases to compensate load unbalance, as described in [220].

7.5 Remarks on Voltage Control

To the end of controlling voltage profiles, the use of reactive power capabilities of DERs, which does not virtually involve additional costs, has been shown to be an effective and advantageous solution in medium-voltage (MV) networks [148, 221], where interconnection impedances are mainly inductive (i.e., characterized by low \( R/X \) ratios). However, this approach is not adequate in low-voltage networks, where, instead, interconnection impedances are typically resistive (i.e., \( R/X \) ratios are high) [222, 223]. Indeed, in networks with high \( R/X \) ratios, the reactive power injection that would be needed to counteract voltage rises caused by excessive active power injections may be so intense to lead to detrimental effects on the electrical infrastructure (e.g., overload of MV/LV transformer and distribution cables) and affect EPPs’ reliability [224]. Therefore, approaches based on active power control, like the one in (7.26), fit better in high \( R/X \) networks, with the main drawback of the potential reduction in the overall power production, which, though, can be alleviated or even eliminated with small local accumulation.

About the effectiveness in counteracting overvoltages and undervoltage at grid nodes, in general, it is worth observing the following facts. One of the advantages given by distributed generation (with devices installed, ideally, at the consumers’ premises) is to have active power generation closer to loads, namely, to the point where the power is consumed. This helps in compensating the voltage drops that would be naturally present due to the active power absorption by loads [44]. In addition, the control proposed herein coordinate the power injection by DERs (specifically, by EGs) so that it can adapt to the need of the microgrid’s loads and to share the load among the generators in a fair way (specifically,
according to their power availability). This contributes in sustaining the grid voltage to avoid undervoltage conditions. On the other hand, overvoltages are an intrinsic issue of distributed generation in low-voltage grids. Indeed, overvoltages may occur due to congestion of distribution lines during periods of peak production from renewables, or can rise due to an excessive power injection by one or more distributed resources (e.g., in response to a remote control signal, like the one here referred to as $\alpha_p$). These particular aspects, instead, are dealt with the local overvoltage control technique (7.26).

### 7.6 Control Analysis

In the devised control structure, an EG in overvoltage mode behaves as a non-controllable source, which does not respond to coefficient $\alpha_p$; such an EG can be considered as a load absorbing negative power. In addition, due to (7.3) and how the coefficient is calculated in (7.17), (7.19), (7.21), and (7.23), EGs in overvoltage mode do not affect the value of $\alpha_p$. Therefore, the stability of the control system can be studied in two phases. The first considers the situation with no overvoltage occurrences; this allows to analyze the main operations of the power-based control, also taking into account the non-idealities of realistic application cases. The second phase considers a complete model of the system, including, specifically, the description of the distribution grid topology; this allows to analyze how the overvoltage control affects the dynamics of the system.

#### 7.6.1 Power-Based Principle Analysis

A simplified block diagram representing the main operations of the power-based control for what concerns active power balance is shown in Fig. 7-2. Gain errors and off-set errors are included to take into account the main non-idealities of a realistic application case. In general, gain errors affect the loop gain of the feedback system and have to be considered to assess system stability, whereas off-set errors have to be taken into account to analyze its steady-state accuracy in regulating the controlled quantities. In Fig. 7-2(a), variables $\gamma_p^g$ and $p_n^{err}$ represent the gain and off-set errors made by EG$_n$ in producing the assigned
7.6. Control Analysis

(a) Generation of power commands.

(b) Calculation of power references.

Figure 7-2: Simplified model of the power-based control. Symbol * represents one of the equations (7.17), (7.19), (7.21), or (7.23); symbol † represents one of the equations (7.18), (7.20), (7.22), or (7.24).
power reference $p^*_n$; $\gamma^m_n$ and $\gamma^m_{MG}$ represent the gain errors of measurement instruments, while off-set errors in measurements are, for now, neglected. On the base of Fig. 7-2(a), the simplified model of Fig. 7-2(b) can be drawn, that is used for the analysis of the power-based control stability.

By employing the block diagram of Fig. 7-2(b) it is possible to derive the discrete time transfer function between the total absorbed power $p_{l,tot}$ and the reference $p^*_{n,tot}$. By neglecting the reference input $p^*_MG$, since it varies very slowly, as mentioned in the last paragraph of Sec. 7.3, it results:

$$p^*_{n,tot}(z) = \frac{\gamma^m_{MG}}{z + \gamma (\gamma^m_G - \gamma^m_{MG})} p_{l,tot}(z).$$  \hspace{1cm} (7.32)

Equation (7.32) shows that, if the system is ideal (i.e., $\gamma^g_n$, $\gamma^m_n$, $\gamma^m_{MG}$ are equal to one and $p^*_n$ is equal to zero) then the power reference EGs are committed to is going to track the total absorbed power in the microgrid, with one control cycle delay; secondly, that the stability condition for active power reference generation, in general, can be expressed as: $|\gamma^g (\gamma^m_G - \gamma^m_{MG})| < 1$, which can easily be met by any commercial power meter. This proves a stable control operation for the operating modes 2) and 3) referred to in Sec. 7.4.1.

The diagrams in Fig. 7-2 also highlight that, if the power requested by the load exceeds the total power capability of EGs, the coefficient $\alpha_p$ seamlessly saturates to its upper limit, so that each EG continuously delivers the maximum power that is locally available ($p^*_n$). When the opposite situation occurs, i.e., the minimum injectable power from EGs is higher than the load power, the coefficient $\alpha_p$ is automatically saturated at its lower limit and each EG continuously delivers the minimum power ($p^*_n$). Because the control system operates on a cycle by cycle basis, with no memory of the grid state during previous cycles, a stable control operation is guaranteed, as well, for the operating modes 1) and 4) referred to in Sec. 7.4.1.

For what concerns the regulation accuracy of the power flow at the PCC, let’s first observe that:

$$p_{MG}(\ell) = p_{l,tot}(\ell) - \gamma^g p^*_{n,tot}(\ell) - p^*_{err}(\ell),$$  \hspace{1cm} (7.33)

where $p_{MG}$ is shared among the UI ($p_{UI}$) and the mains ($p_{GRID}$) [equations (7.15)-(7.16)].
7.6. Control Analysis

according to the negotiation on energy exchange with the DSO taking place in the tertiary control layer. From (7.33), the power flow at the PCC is equal to the power reference $p_{MG}$ minus the error introduced by EGs. This error can be canceled by the MC, for example, by employing a local integrative regulator to properly modulate the power term $p_{MG}$ [28]. Similarly, the fluctuations in local power production can be modeled as exogenous inputs, that only affect the limits $\hat{p}_{n}^{\text{min}}$ and $\hat{p}_{n}^{\text{max}}$ and do not impair the stability of the system. The limits are acquired and processed by the MC at each control cycle, allowing to accordingly update the control commands to EGs, so as to account for the actual generation profile. Finally, although temporary mismatches (i.e., lasting few line cycles) among the effectively generated power and its estimate can have an effect on the injected power, this can be limited by a proper design of EG hardware. In any case, DC-link voltage deviations caused by abrupt changes in operating conditions, which may affect primarily voltage-driven inverters [13], are attenuated in the considered EG structure thanks to the adopted approach current-driven [14].

7.6.2 System Analysis

To the purpose of investigating the stability of the proposed control scheme, let’s consider a power system where power injections from distributed EGs are driven by the power-based control with the automatic overvoltage limitation (7.26). At the generic $m$-th node an EG and a load, absorbing a constant active power ($P_{Lm}$), can be connected. The load may represent also a non-controllable source, in this case $P_{Lm} < 0$. The voltage phasor at the $m$-th node is indicated as $v_m$.

In this situation, microgrid nodes can be grouped as follows:

- $\mathcal{L}$ is the set of $L$ passive nodes injecting or absorbing the total power that is produced or consumed locally. These can be modeled as constant power sources injecting:

  \[
  p_{m}^{\mathcal{L}} = -P_{Lm}, \tag{7.34}
  \]

- $\mathcal{K}$ is the set of $k$ active nodes, not affected by overvoltage conditions, injecting or ab-
sorbing power under the guidance of the power-based control. These can be modeled as controlled power sources injecting:

\[ p_{km}^{c} - P_{Lm} = P_{km}^{c}(\alpha_p, \hat{p}_{m}^{\min}, \hat{p}_{m}, \hat{p}_{m}^{\max}) - P_{Lm}, \]  

(7.35)

- \( \mathcal{H} \) is the set of \( h \) active nodes where an overvoltage condition persists. For these nodes the active power injection is locally calculated to control the maximum measured node voltage amplitude. These nodes behave as controlled power sources with the control law:

\[ p_{hm}^{c} - P_{Lm} = -\frac{k_{I}}{s} (|\mathcal{V}_{m}| - V_{\max}) - P_{Lm}, \]  

(7.36)

- node 0, at the PCC, is characterized by a fixed nominal voltage \( \mathcal{V}_{0} = V_{N} e^{j\theta} \). The power absorption at this node guarantees the power balance of the system.

For the stability analysis, it is convenient to linearize the relation between voltage magnitudes and power injections at grid nodes. By employing the results attained in [49], voltage magnitudes at grid nodes may be modeled with the following approximated and linearized expression:

\[ |\mathbf{v}| = V_{0} 1 + \frac{1}{V_{0}} \Re \left( e^{j\theta} \mathbf{X} \mathbf{a}^{T} \right) + \frac{d(V_{0})}{V_{0}^{2}}. \]  

(7.37)

In (7.37), \( \mathbf{v} \) is the vector of node voltages, \( V_{0} \) is the voltage amplitude around which the model is linearized, \( \mathbf{X} \) is a symmetric and positive semidefinite matrix, \( 1 \) is a column vector with all ones, \( \mathbf{a}^{T} \) is the transpose of the complex power vector \( \mathbf{a} = p + j q \) of node power injections, \( \theta \) is the phase of the grid impedance per unit of length, \( d(V_{0})/V_{0}^{2} \) is a bounded function when \( V_{0} \rightarrow \infty \). \( \mathbf{X} \) carries the information on the grid topology and the interconnecting impedances. To ease the exploitation of symmetries, it is assumed in the following that nodes are arranged as \( \mathbf{x} = (x_{0}, x_{1}^{c}, x_{2}^{c}, \ldots, x_{k}^{c}, x_{1}^{k}, x_{2}^{k}, \ldots, x_{k}^{k}, x_{1}^{H}, x_{2}^{H}, \ldots, x_{h}^{H})^{T} = (x_{0}, \mathbf{x}^{c}, \mathbf{x}^{k}, \mathbf{x}^{H})^{T} \), where \( x \) is a generic electrical quantity.

Focusing on active power flows, neglecting the term \( d(V_{0})/V_{0}^{2} \), and assuming \( \theta = 0 \) (exploiting the LV networks’ property of showing high \( R/X \) ratios), equation (7.37) may
be rewritten as:

$$|\mathbf{v}| = V_0 \mathbf{1} + \frac{1}{V_0} \mathbf{X} \mathbf{p}. \tag{7.38}$$

For what concerns the elements of vector $\mathbf{p}$ in the situation described above, the power absorption at node 0 can be modeled as the difference between the total absorbed and generated power within the microgrid:

$$p_0 = \sum_{n=1}^{l} p_n^C - \sum_{n=1}^{k} p_n^K - \sum_{n=1}^{h} p_n^H. \tag{7.39}$$

The power generation of nodes in $\mathcal{K}$ is proportional to microgrid’s power needs, considering the local power generation constant, because it depends on relatively slowly varying phenomena (e.g., weather condition and the state of charge of local energy storage). Indicating with values $m_1, \ldots, m_k \in \mathbb{R}^+$, $m_n < 1$, the proportionality factors of the power contribution from the nodes in $\mathcal{K}$, it is possible to write:

$$p_n^K = m_n \left( p_0 + \sum_{n=1}^{k} p_n^K \right). \tag{7.40}$$

Finally, power generation of nodes in $\mathcal{H}$ behaves with the control law (7.36):

$$p_n^H = -\frac{k_I}{s} (|\mathbf{v}_n| - V_0), \tag{7.41}$$

where $V_0$ should assume in this case the value of the maximum voltage $V_{\text{max}}$.

Therefore, for a specific configuration of absorption and generation, the total injected power at grid nodes can be represented as in (7.44).

**Stability Analysis**

The analysis is now focused on power absorption at non-passive nodes. In the following, vectors referring to this set of nodes are denoted with a tilde accent (e.g., $\tilde{\mathbf{x}}$). Considering, $\tilde{\mathbf{p}} = (p_0, p^K, p^H)^T$, we can observe that:

$$\tilde{\mathbf{p}} = A\tilde{\mathbf{p}} + Bp^C + \frac{1}{s} C (|\tilde{\mathbf{v}}| - |\mathbf{v}_0|), \tag{7.42}$$
\[ p = \begin{bmatrix} 0 & 1 & \cdots & 1 & 1 & \cdots & 1 & 1 & \cdots & 1 \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \\ m_1 & 0 & \cdots & 0 & m_1 & \cdots & m_1 & 0 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ m_k & 0 & \cdots & 0 & m_k & \cdots & m_k & 0 & \cdots & 0 \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \end{bmatrix} \begin{bmatrix} p_0 \\ p_{1L}^c \\ \vdots \\ p_{Ll}^c \\ p_{1K}^c \\ \vdots \\ p_{Kk}^c \\ p_{1H}^t \\ \vdots \\ p_{Kh}^t \end{bmatrix} \]

\[ p = \begin{bmatrix} 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \\ m_1 & 0 & \cdots & 0 & m_1 & \cdots & m_1 \\ \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ m_k & 0 & \cdots & 0 & m_k & \cdots & m_k \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \cdots & 0 & 0 & \cdots & 0 \end{bmatrix} \begin{bmatrix} \left| u_{L1}^c \right| - V_0 \\ \left| u_{Ll}^c \right| - V_0 \\ \vdots \\ \left| u_{Ll}^c \right| - V_0 \\ \left| u_{L1}^K \right| - V_0 \\ \vdots \\ \left| u_{Ll}^K \right| - V_0 \\ \left| u_{Ll}^H \right| - V_0 \\ \vdots \\ \left| u_{Lh}^H \right| - V_0 \end{bmatrix} \begin{bmatrix} 0 \\ P_{L1} \\ \vdots \\ P_{Ll} \\ P_{Ll+1} \\ \vdots \\ P_{Ll+k+1} \\ P_{Ll+k+2} \\ \vdots \\ P_{Ln} \end{bmatrix} \]
where $p^c$ is the total load in the microgrid and:

$$
A = \begin{bmatrix}
0 & -1_k^T & -1_h^T \\
m & m1_k^T & 0_{kh} \\
0_h & 0_{hk} & 0_{hh}
\end{bmatrix},
B = \begin{bmatrix}
1 \\
0_k \\
0_h
\end{bmatrix},
C = \begin{bmatrix}
0 & 0_k & 0_h \\
0_k & O_{hk} & O_{hk} \\
0_h & O_{hk} & -k_I I_h
\end{bmatrix}.
\tag{7.43}
$$

In (7.43), $1_i$ denotes the $i \times 1$ column vector with all ones, $m \in \mathbb{R}^{k \times 1}$, and $O_{ij} \in \mathbb{R}^{i \times j}$ denotes the matrix with all zeros.

From (7.42) it is possible to write $\tilde{p}$ as:

$$
\tilde{p} = (I - A)^{-1} B p^c + \frac{1}{s} (I - A)^{-1} C (|\tilde{v}| - |\tilde{v}_0|),
\tag{7.45}
$$

and, finally, using (7.45) in (7.38) for nodes \{0, K, H\}:

$$
\frac{s}{V_0} \tilde{X} (I - A)^{-1} C (|\tilde{v}| - |\tilde{v}_0|) + \frac{s}{V_0} \tilde{X} (I - A)^{-1} B p^c,
\tag{7.46}
$$

which represents the state equation of the linearized system with state matrix:

$$
\frac{1}{V_0} \tilde{X} (I - A)^{-1} C.
\tag{7.47}
$$

### 7.7 Application Example

The proposed power-based control technique has been tested for different network topologies and operating conditions, both static and dynamic, in grid-connected and islanded mode. To clearly illustrate the control features and also allow a viable laboratory implementation for comparison purposes, let’s consider the simple test case shown in Fig. 7-3. It comprises two EGs, one load, and the UI.

The considered power system is low-voltage and the parameters of the adopted power electronic interfaces, PV sources, and storage units are those of commercial devices suited for residential applications. Distribution grid parameters are reported in Table 7.1 while
the parameters of EG$_1$ and EG$_2$ are shown in Table 7.2 and Table 7.3 respectively. A narrowband communication link provides the required information exchange between the UI and the couple of EGs.

The results obtained from the simulation of the low-voltage power system of Fig. 7-3 in response to typical absorption and generation profiles are discussed in the following. In order to highlight the effect of the proposed control approach on the microgrid performance, three specific cases of operation are considered:

- **Case A – No PB control**: in this case the EGs are not equipped with local energy storage and operate independently, injecting into the grid the total active power extracted from the local PV source. No communication and reactive power compensation is implemented.

- **Case B – PB control**: in this case EGs are not equipped with local energy storage and operate under the supervision of the MC. The EGs inject into the grid the active power extracted from the local PV source and the reactive power that corresponds to the received coefficient $\alpha_q$. The local active power generation is automatically curtailed in case of overvoltage detection.

- **Case C – PB control with distributed ES**: in this case EGs are equipped with local energy storage (ES) and operate under the supervision of the master controller. On the basis of the received coefficients $\alpha_p$ and $\alpha_q$, the EGs deliver the requested active and reactive power that correspond to the local power availability. In case of overvoltage, the involved EGs limit their active power injection. The excess of power production

![Figure 7-3: Considered LV power system.](image-url)
### Table 7.1: Distribution grid parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grid voltage</td>
<td>$V_G$</td>
<td>230 V</td>
</tr>
<tr>
<td>Grid frequency</td>
<td>$f_G$</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Max. voltage deviation</td>
<td>$\Delta v_{\text{max}}$</td>
<td>4.0 %</td>
</tr>
<tr>
<td>$B_1$ impedance</td>
<td>$Z_{B1}$</td>
<td>0.17 + j0.04 Ω</td>
</tr>
<tr>
<td>$B_2$ impedance</td>
<td>$Z_{B2}$</td>
<td>0.26 + j0.06 Ω</td>
</tr>
<tr>
<td>$B_3$ impedance</td>
<td>$Z_{B3}$</td>
<td>0.70 + j0.16 Ω</td>
</tr>
<tr>
<td>Load power factor</td>
<td>$PF$</td>
<td>0.95</td>
</tr>
</tbody>
</table>

### Table 7.2: First energy gateway parameters (EG #1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>EG power rating</td>
<td>$a_{\text{EG1}}$</td>
<td>4.2 kVA</td>
</tr>
<tr>
<td>EG overload power rating</td>
<td>$a_{\text{over}}^{\text{EG1}}$</td>
<td>4.6 kVA</td>
</tr>
<tr>
<td>EG nominal efficiency</td>
<td>$\eta_{\text{EG1}}$</td>
<td>0.95 -</td>
</tr>
<tr>
<td>PV nominal power rating</td>
<td>$P_{PV1}$</td>
<td>4.0 kW</td>
</tr>
<tr>
<td>ES capacity</td>
<td>$E_{ES1}$</td>
<td>3.6 kWh</td>
</tr>
<tr>
<td>ES max discharging power</td>
<td>$P_{S1}^{\text{out(max)}}$</td>
<td>2.0 kW</td>
</tr>
<tr>
<td>ES max recharging power</td>
<td>$P_{S1}^{\text{in(max)}}$</td>
<td>1.0 kW</td>
</tr>
<tr>
<td>ES charging efficiency</td>
<td>$\eta_{ES1,\text{Rec}}$</td>
<td>0.92 -</td>
</tr>
<tr>
<td>ES discharging efficiency</td>
<td>$\eta_{ES,\text{Disc}}$</td>
<td>0.92 -</td>
</tr>
</tbody>
</table>

### Table 7.3: Second energy gateway parameters (EG #2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>EG power rating</td>
<td>$a_{\text{EG2}}$</td>
<td>5.0 kVA</td>
</tr>
<tr>
<td>EG overload power rating</td>
<td>$a_{\text{over}}^{\text{EG2}}$</td>
<td>5.4 kVA</td>
</tr>
<tr>
<td>EG nominal efficiency</td>
<td>$\eta_{\text{EG2}}$</td>
<td>0.95 -</td>
</tr>
<tr>
<td>PV nominal power rating</td>
<td>$P_{PV2}$</td>
<td>4.0 kW</td>
</tr>
<tr>
<td>ES capacity</td>
<td>$E_{ES2}$</td>
<td>5.4 kWh</td>
</tr>
<tr>
<td>ES max discharging power</td>
<td>$P_{S2}^{\text{out(max)}}$</td>
<td>3.0 kW</td>
</tr>
<tr>
<td>ES max recharging power</td>
<td>$P_{S2}^{\text{in(max)}}$</td>
<td>1.5 kW</td>
</tr>
<tr>
<td>ES charging efficiency</td>
<td>$\eta_{ES2,\text{Rec}}$</td>
<td>0.92 -</td>
</tr>
<tr>
<td>ES discharging efficiency</td>
<td>$\eta_{ES,\text{Disc}}$</td>
<td>0.92 -</td>
</tr>
</tbody>
</table>
is automatically curtailed or, in case of ES availability, stored locally.

**Active Power Profiles**

Fig. 7-4, Fig. 7-5, and Fig. 7-6 show the behavior of the measured active power flows for the considered cases in response to given generation and absorption profiles.

In *Case A*, Fig. 7-4, EG$_1$ and EG$_2$ exchange with the grid only the active power produced by the PV sources, without taking into account any overvoltage constraint at grid nodes. Then, the power drawn from the PCC is equal to the total power absorbed by the load (plus losses) minus the total power generated by the PV sources. Consequently, the power flow at the PCC shows the same variability of generation and absorption profiles.

In *Case B*, Fig. 7-5, the power-based control is active. For what concerns the active power injection, when voltage magnitudes of active nodes are within nominal values, the active power flow behaviors in *Case B* and *Case A* are identical. A different situation is established for reactive power. Indeed, the power-based control instructs the EGs to completely compensate the net reactive power produced within the microgrid, thus causing a constant zero reactive power exchange at the PCC. Further details are given with the discussion of Table 7.4.

In *Case C*, Fig. 7-6, it is shown the effect on microgrid operation of the integration of ES. ES enables an efficient control of the active power injection from EGs. In fact, the active power injection from EGs is now driven by the needs of the loads through the supervision of the master controller. This reflects on the active power exchanged at the PCC, which appears smoother than in *Case A* and *Case B*, thanks to the inherent *peak shaving* capability of the microgrid.

Finally, a comparison between *Case B* and *Case C* show the effect of the overvoltage limitation by dynamic active power control, that causes the reduction in EG$_2$ power generation, needed to fulfill the imposed grid voltage magnitude constraint (see Table 7.2, parameter $\Delta v\%_{(\text{max})}$).
Figure 7-4: Active power profiles without power-based control (Case A).

Figure 7-5: Active power profiles with power-based control (Case B).

Figure 7-6: Active power profiles with power-based control and energy storage (Case C). Note how the peak in power demand, at 9:00 hours, is eliminated.
Power Flow at PCC

Fig. 7-7 shows the behavior of the active power flow through the PCC for the considered cases. As noticed in the previous paragraph, the lower variance of the power flow at PCC happens when the power-based control is active and EGs are equipped with energy storage units. In Fig. 7-7, the fluctuations in load power absorption during intervals $[0, 8]$ h and $[20, 24]$ h are completely absorbed by EGs thanks to the available energy storage. Similarly, the peak of absorption occurring at $9$ h is properly redistributed among EGs (see Fig. 7-6) and effectively reduced at the PCC.

Distributed ES also contributes to partially absorb the overproduction from PV sources, in the interval $[10, 13]$ h, until the completion of recharge cycle.

Distribution Losses

Fig. 7-8 shows the obtained distribution losses for the considered cases. The proposed power-based control formulation inherently compensates unwanted reactive power flows within the grid in a distributed fashion. This is known to be beneficial in terms of distribution losses [225]. Besides, the distributed energy storage, relevant for Case C, enables the active power control, and thus further improves the loss count by reducing circulating currents. The resulting effect on distribution losses can be noticed in interval $[10, 12]$ h of Fig. 7-8 where distribution losses in Case C are significantly lower than those measured in Case A and Case B.
Voltage Deviations at Grid Nodes

As discussed in Sec. 7.5, low-voltage distribution lines are mainly resistive, therefore, the active power flow significantly affects voltage amplitudes at grid nodes. Indeed, during periods of peak production from renewables, undesirable voltage deviations from nominal values can be registered due to abnormal active power injection. In the considered simulation setup, overvoltage conditions are automatically detected and managed locally by the active nodes by regulating dynamically the active power injected into the grid, as per (7.26).

Fig. 7-9 shows the voltage deviation at the point of connection of EG₂. This node is more affected by these phenomena because it is the farthest from the PCC. In particular, the figure shows how the overvoltage control feature integrated into the control scheme allows an accurate and precise limitation of voltage magnitude at critical nodes. In the considered case, the power that cannot be injected into the grid due to overvoltage limitations is stored in the local accumulators, if compatible with the corresponding state of charge, otherwise the generation is curtailed by acting on the power point tracker, as, for example, in [219, 226].

Indeed, to meet the $\Delta v^{\text{max}}$ constraint can necessarily lead to a reduced power production from renewables in grids where the distribution lines have high $R/X$ ratios. Fig. 7-10 reports the profile of the total maximum power that can be ideally extracted from PV sources and the actual total power production obtained in Case B and Case C. Since the power injection is limited during an overvoltage condition, the power in excess is totally...
CHAPTER 7. THE POWER-BASED CONTROL

Figure 7-9: Voltage deviation at $E_{G_2}$ node.

Figure 7-10: Total power production from PV sources.

Figure 7-11: State of charge of energy storage devices ($Case C$).
curtailed in *Case C*, whereas, in *Case B*, it is curtailed for only the portion that cannot be stored in the local ES. Fig. 7-11 shows the corresponding SOC of the ES of the two energy gateways; due to the proportional contribution from the EGs, SOC behaviors are similar.

The behavior of coefficients $\alpha_p$ and $\alpha_q$ along the considered simulation scenario is reported in Fig. 7-12 just for *Case C*. In *Case B* similar behaviors are obtained for what concerns the coefficient $\alpha_q$, while the coefficient $\alpha_p$ assumes only the values corresponding to the operating modes 1) and 4) of Sec. 7.4.1, due to the absence of storage devices. In this last case, the power output from EGs are steadily equal to the maximum power that can be generated locally while complying with the overvoltage constraint $\Delta v_{\text{max}}^\%$.

**Performance Indexes**

In order to emphasize the main results illustrated so far, Table 7.4 reports some performance indexes applied to the considered application example. In particular, the total produced energy, the energy dissipated in distribution lines, the overvoltage measured at grid nodes, and the power factor measured at the PCC are reported. The following aspects are remarked.

- The measured distribution losses in *Case B* are reduced by 20% with respect to *Case A*. A further reduction by 25% can be achieved with the integration of energy storage devices at active nodes (*Case C*). The maximum registered overvoltage stays within the programmed 4% limit (see Table 7.1) when the corresponding control functionality is active, notably, in *Case B* and *Case C*. On the other hand, if no provisions are taken, *Case A* reveals a maximum reached overvoltage of 5.5%.
### Table 7.4: Performance indexes computed at microgrid PCC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Case A</th>
<th>Case B</th>
<th>Case C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>No Control</td>
<td>PB Control</td>
<td>PB control + ES</td>
</tr>
<tr>
<td>Produced Energy (kWh)</td>
<td>36.5</td>
<td>34.1</td>
<td>34.2</td>
</tr>
<tr>
<td>Distribution Loss (kWh)</td>
<td>0.83</td>
<td>0.65</td>
<td>0.47</td>
</tr>
<tr>
<td>$v_{EG1}$ max overvoltage (%)</td>
<td>1.4</td>
<td>1.2</td>
<td>1.2</td>
</tr>
<tr>
<td>$v_{LOAD}$ max overvoltage (%)</td>
<td>2.4</td>
<td>1.8</td>
<td>1.8</td>
</tr>
<tr>
<td>$v_{EG2}$ max overvoltage (%)</td>
<td>5.5</td>
<td>4.0</td>
<td>4.0</td>
</tr>
</tbody>
</table>

![Figure 7-13: Reactive power contributions from EG1, EG2, and the PCC, together with the absorbed load power.](image)

- In the considered application example, the power-based control accomplishes the full compensation of the reactive power produced by the loads, achieving a unity power factor measured at the PCC. Fig. 7-13 shows the obtained share of reactive power between EG1, EG2, and the PCC, together with the reactive power absorbed by the load.

- Thanks to the effective management of the generated and stored energy performed by the proposed control scheme, a reduction of only 6% in the total produced energy can be noticed in spite of the stringent overvoltage limitation of 4% with respect to the nominal value $V_G$. 

203
7.8 Summary

In this chapter an algorithm, called power-based control, suitable to be integrated in the master/slave architecture (see Fig. 5.2) to control distributed energy resources in low-voltage microgrids is presented and analyzed. The control technique only requires non-time-critical power data to be transferred from the active nodes to a centralized controller through a narrowband communication link; the centralized controller, in turn, broadcasts active and reactive power set-points for all the active nodes, thus fitting the control framework introduced in Ch. 5. As opposed to the approaches discussed in Sec. 4.2, the control algorithm does not require specific knowledge on the controlled plant (e.g., grid parameters, grid topology), constituting, therefore, a model-free approach for the control of DERs in microgrids.

In summary, the power-based control shows the following features:

- no need of plant’s models;
- no need of measures from passive nodes;
- no circulation currents among generators;
- light calculation and communication requirements;
- prompt regulation of the power flow at the interface between the microgrid and the mains;
- regularization of voltage profiles along distribution lines.
Chapter 8

Test Case

This chapter reports the experimental results concerning the operation of the proposed master/slave architecture, described in Ch. 5, with the power-based control, described in Ch. 7. Firstly the microgrid testbed that has been implemented and used to produce the experimental data is described. In the considered prototype, the utility interface, described in Sec. 5.2, regulates the current at the microgrid’s PCC, whereas the controllable distributed energy resources, namely, the energy gateways, introduced in Sec. 5.1, contribute to the power needs of the microgrid according to their availability of generating power. In the second part, the experimental results are discussed, considering: power sharing with the power-based control, connection to the main grid, management of overvoltage conditions, transition to the islanded operation.

8.1 Microgrid Laboratory Testbed

To demonstrate the operation of the proposed concepts, the laboratory-scale testbed described in Fig. 8-1 has been implemented. The testbed has been employed to validate the most critical aspects of the proposed control algorithms and techniques, presented in [81, 113, 180, 192, 194, 195, 227, 231]. The final testbed appears as in Fig. 8-2 and Fig. 8-3.

In the following, the proposed master/slave architecture [81] with the power-based control [228] is specifically addressed by means of the microgrid prototype schematically shown in Fig. 8-4, which displays a particular configuration of the laboratory testbed of
8.1. Microgrid Laboratory Testbed

**Figure 8-1:** Diagram of the experimental testbed—1. 80 kVA grid emulator; 2. Microgrid switchboard with: 2.a grid emulator channel, 2.b first source channel, 2.c second source channel, 2.d third source channel, 2.e fourth source channel, 2.f load channel, 2.g switchboard input panel, 2.h switchboard connection panel, 2.i load plug; 3 Utility Interface; 4. Energy gateway #1; 5. Energy gateway #2; 6. Standard photovoltaic inverter; 7. Passive RC load; 8. Non-linear load; 9. Electronic load; 10. V-I meter; 11. V-I meter, wide bandwidth; 12. Digital communication channel for acquisition of measurements at the PCC; 13. Supervision and data-log unit (cRIO-9082); 14. UI-driven grid connection switch command; 15. Three-phase UPS 10 kW; 16. Isolation transformers; 17. Ethernet communication link; 18. PV panels (400 V, 3 kW).
**Figure 8-2:** Photo of the implemented microgrid testbed (more details in Fig. 8-3).

**Figure 8-3:** Photo of the implemented microgrid testbed (details of Fig. 8-2).
8.2. Experimental Results

Fig. 8-4: Schematic of the laboratory microgrid prototype.

In the prototype, the mains are emulated by an 80 kVA three-phase bidirectional AC/AC power supply, the UI (see Sec. 5.2) and the two EG are implemented by employing commercial 3 kVA inverters, properly modified. The distribution grid topology and interconnection of electrical sources and loads are provided by a custom switchboard, which allows flexible configuration of microgrid topologies by giving access to various sections of low-voltage distribution cables.

National Instruments Reconfigurable Input/Output (RIO) platforms are employed for control, monitoring, and emulation purposes. The UI is controlled by a cRIO system, while each EG is controlled by a GPIC system; further details on the adopted prototyping framework are reported in Sec. 3.2.1. A TCP/IP Ethernet network using the National Instruments Publish-Subscribe Protocol (NI-PSP) provides the information exchange among the UI and the EG units. The main parameters of the prototype are listed in Table 8.1. The control techniques have been implemented by taking advantage of the developing methodology and prototyping approach presented in Ch. 3 and proposed in [232].

8.2 Experimental Results

The microgrid laboratory prototype described above has been employed to validate experimentally the master/slave architecture with the power-based control. The microgrid architecture has been tested in several operating conditions, both grid connected and islanded.
Table 8.1: Parameters of the laboratory microgrid prototype

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_G$</td>
<td>Grid voltage</td>
<td>230 V</td>
</tr>
<tr>
<td>$V_{\text{max}}$</td>
<td>Maximum microgrid voltage</td>
<td>240 V</td>
</tr>
<tr>
<td>$P_L$</td>
<td>Load power</td>
<td>4 kW</td>
</tr>
<tr>
<td>$f_0$</td>
<td>Grid frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>$L_G$</td>
<td>Tran. inductance</td>
<td>600 $\mu$H</td>
</tr>
<tr>
<td>$Z_1$</td>
<td>B1 impedance</td>
<td>0.3+j0.07 $\Omega$</td>
</tr>
<tr>
<td>$Z_2$</td>
<td>B2 impedance</td>
<td>0.3+j0.07 $\Omega$</td>
</tr>
<tr>
<td>$Z_3$</td>
<td>B3 impedance</td>
<td>0.22+j0.0 $\Omega$</td>
</tr>
<tr>
<td>$Z_4$</td>
<td>B4 impedance</td>
<td>0.22+j0.0 $\Omega$</td>
</tr>
<tr>
<td>$L_{\text{G}}$</td>
<td>Transformer inductance</td>
<td>600 $\mu$H</td>
</tr>
<tr>
<td>$k_I$</td>
<td>OV control parameter</td>
<td>500 $\frac{w}{s\cdot V}$</td>
</tr>
<tr>
<td>$\hat{p}<em>{\text{G1}}, \hat{p}</em>{\text{G2}}$</td>
<td>Min gen. power</td>
<td>0, 0 kW</td>
</tr>
<tr>
<td>$\hat{p}<em>{\text{G1}}, \hat{p}</em>{\text{G2}}$</td>
<td>Max gen. power</td>
<td>0.8, 3 kW</td>
</tr>
<tr>
<td>$a_1, a_2$</td>
<td>Power rating</td>
<td>3, 3 kVA</td>
</tr>
</tbody>
</table>

The most interesting measured behaviors are reported in the following.

8.2.1 Load Step During Islanded Operation

Fig. 8-5 shows a load step variation from 0 kW to 2 kW during islanded operation, where the dynamic response of UI and power-based control can be appreciated. Control references are set so that the power needs of the load are completely fed by EGs. Therefore, before the transition the UI performs as a grid forming device with a zero injected power. Differently, at the connection of the load, the UI provides a fast response in supplying its power demand, while, after the transition, the power-based control gradually redistributes the load among the EGs. In steady-state, the load power is completely supplied by the EGs in proportion of their local power availability. This proves that the power-based control automatically manages different saturation limits and dynamics of EGs.

8.2.2 Connection Process

Fig. 8-6 represents the microgrid connection process. After the UI synchronizes the microgrid voltage $v_{MG}$ with the voltage of the mains $v_G$, the microgrid can safely connect to
the grid through the electromechanical breaker $CB_2$ (see Fig. 8-4). Once the connection is completed, the grid current is gradually adjusted to the desired set-point, guaranteeing a soft transition. Notice, indeed, that no critical transient occurs in voltage or current.

### 8.2.3 Load Step During Grid Connected Operation

Fig. 8-7 and Fig. 8-8 show the load step variation from 0 kW to 2 kW and from 2 kW to 4 kW, respectively, during grid-connected mode. Fig. 8-7 shows a well regulated grid current, with negligible perturbations. Fig. 8-8, instead, shows a similar dynamic behavior of Fig. 8-5, however, in the steady-state the active power provided by the EGs is not enough to supply the load demand. Consequently, the EGs are lead to smoothly reach their maximum generation capability; because the grid current reference is set to zero, the power balance is ensured by the UI. This proves that the power-based control automatically manages different saturation limits of EGs.

### 8.2.4 Transition to the Islanded Operation

Fig. 8-9 and Fig. 8-10 show the intentional and non-intentional islanding procedure, respectively. In the first one, the master controller is actually driving the transition (e.g., due to a scheduled maintenance) and sets the grid reference current to zero before performing the disconnection. In the second one, instead, the transition occurs without prior information to the master controller (i.e., $CB_1$ opens suddenly); therefore, UI must first detect the islanded condition and, subsequently, initiate the islanded mode ($CB_2$ opens), such sequence of operation implies a longer and more critical transition to the islanded operation. Still, both islanding processes are free of undesired transients.

### 8.2.5 Management of Overvoltage Conditions

The considered experiment emulates the situation where the master controller requires a step change in the power delivered by EGs. Initially, the microgrid fulfills its power needs autonomously, so that $p_{MG} = 0$ kW. Power injections from the EGs are approximately $p_{EG1} = 0.42$ kW and $p_{EG2} = 1.59$ kW; the power requested by the load is approximately
Figure 8-5: Load step (0 to 2 kW) during islanded operation

Figure 8-6: Process of connection to the mains

Figure 8-7: Load step (0 to 2 kW) during grid-connected operation
8.2. Experimental Results

Figure 8-8: Load step (2 to 4 kW) during grid-connected operation

Figure 8-9: Intentional transition to islanded operation

Figure 8-10: Non-intentional transition to islanded operation
Figure 8-11: Experimental result. The dashed line represents the ideal first order behavior of the expected response of $v_{EG2}$.

$p_{LOAD} = 2\, \text{kW}$ and is shared among EG1 and EG2 in proportion to EGs availability (see Table 8.1), according to the power-based control.

At $t = 4\, \text{s}$ it is assumed that the power requested at the PCC from the MC changes to $-1.5\, \text{kW}$. At this time power references would be equal to: $p_{EG1} = 0.74\, \text{kW}$ and $p_{EG2} = 2.76\, \text{kW}$. These are the power references calculated locally by the EGs, on the basis of the power-based control, and actuated. The increased generation from EGs rises the voltage along the distribution network, causing the occurrence of an overvoltage condition at the point of connection of EG2. In particular, $V_{EG2}$ transcends the maximum voltage limit $V_{max} = 240\, \text{V}$ and triggers the overvoltage control for EG2. The local overvoltage control makes the power injection from EG2 decrease, so as to limit the measured output voltage $V_{EG2}$ below $V_{max}$. Concurrently, the power injection from EG1 increases to provide the power that cannot be delivered by EG2, due to the voltage limitation. Finally, in the transient, EG1 reaches the maximum value $p_{EG1}^{max}$, whereas EG2 generates the active power that, in the considered situation, corresponds to a measured output voltage equal to the maximum value $V_{max}$. In steady-state, the following power injections are obtained: $p_{GRID} = -1.2\, \text{kW}$, $p_{EG1} = 0.8\, \text{kW}$, $p_{EG2} = 2.4\, \text{kW}$, and $p_{LOAD} = 2\, \text{kW}$.

The dynamics shown in the experimental results can be verified by using (7.46).
8.2. Experimental Results

Considered case, matrices $A$, $C$, and $\tilde{X}$ are:

$$A = \begin{bmatrix} 0 & -1 & -1 \\ 1 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix}, \quad C = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}, \quad \tilde{X} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0.3 & 0.3 \\ 0 & 0.3 & 0.82 \end{bmatrix}. \quad (8.1)$$

Calculating the eigenvalues of $1/U_0 \tilde{X} (I - A)^{-1} C$, it results: $500 \cdot [0, 0, -0.0022]$. These values correspond to a pole with time constant equal to 0.9 s. Correspondingly, the expected rise time needed to $V_{EG2}$ to undergo a transient from 10% to 90% of the final total variation should be $2.2 \cdot 0.9 s \simeq 2 s$, which is in very good accordance with Fig. 8-11.

8.2.6 Communication Failure

Fig. 8-12 shows a communication failure occurring between MC and $EG_2$ during islanded operation. Before the communication link fails, the EGs are coordinated by the MC. After the failure, $EG_1$ keeps running regularly (driven by MC) whereas $EG_2$ changes its power reference from power-based control mode to local optimization mode. In this case, the UI ensures the power balancing, up to the instant when the communication is restored or loads and generators readjusted. It is worth remarking here how a communication failure does not jeopardize the system, which is instead able to ride through the abnormal event smoothly and without triggering any irregular behavior.
8.3 Summary

This chapter provides the experimental evaluation of the master/slave microgrid architecture with the power-based control algorithm. To that purpose, a laboratory microgrid prototype that integrates all the main features of the control architecture and algorithm is considered. In particular, the behavior of the following components is taken into account: the master controller, the slave controllers, the current controllers of EGs, the current, voltage, and grid current controller of the UI, the communication system, the management of islanding operation together with the needed hardware components, the fault protection system.

The microgrid prototype has been employed to evaluate the effectiveness of the most critical functionalities of the whole system. It is shown that:

- the power-based control can regulate the power flow at microgrid’s PCC accurately and with fast dynamics;
- the UI smoothly manages transitions between the grid connected and islanded operation, which can occur unnoticed within the microgrid;
- the current requested to the mains is well filtered by the UI, even in case of connection/disconnection of loads, and also at the connection of the microgrid with the mains;
- overvoltage conditions at the nodes of the microgrids can be effectively managed by the power-based control.
Chapter 9

Conclusions

The evolution of the electric energy sector toward the smart grid model is a necessary step to attain electric power systems that are suitable for the future needs of society. This evolution, made of renewable sources, ICT, automation, and power electronics, concerns electric power systems comprehensively, including domains such as generation, distribution, transmission, customer, service provider, markets, operations. The electrical domain that may undergo the greatest changes is the low-voltage one, where, smart microgrids—namely, controllable power systems that aggregate loads and energy resources—are expected to autonomously fulfill local energy needs as well as make available to the upper level system their flexibility in managing surplus energy resources.

In some European countries (e.g., Germany, Italy) a significant adoption of renewable sources took place. The main challenges linked with an increasing penetration of distributed energy resources (DERs) in low-voltage grids could therefore be highlighted; these challenges are typically due to production peaks and fluctuations, harmonic and reactive currents, risks of unintentional islanding. A wide adoption of energy resources interfaced both to the grid and to an ICT infrastructure by means of electronic power converters will also take place in the next years. This, on the one hand, will endow low-voltage grids with superior flexibility in managing energy, on the other hand, will pose new control requirements to an efficient operation of the new, additional resources. These control issues have never directly concerned low-voltage grids before, hence, specific solutions and investigations on how to manage grid-connected devices are required.
The above scenario outlines the scope of this dissertation. In particular, the aim of the work presented herein is to identify and investigate a microgrid architecture that endows a section of a low-voltage grid with the features of a smart microgrid, by properly controlling the available DERs. With that aim, a master/slave architecture is proposed where DERs are interfaced to the grid by means of conventional current-driven electronic power processors (EPP) and the microgrid is interfaced to the utility via a voltage-driven EPP. EPP-interfaced DERs play as slave units, called energy gateways (EGs), while the EPP interfacing the microgrid to the utility, called utility interface (UI), plays the role of master unit and hosts a centralized microgrid controller, called master controller (MC). Innovative, high-performance current controllers with low implementation complexity are proposed to serve as inner current controllers for EPPs. For both measurement and control, power data only are used, and processed according to the Conservative Power Theory (CPT), which offers a meaningful and computationally efficient approach to manage power quantities referring to different grid nodes. The master/slave organization allows the microgrid to operate islanded from the mains and to decouple local (e.g., maximization of generation from renewables) and global (e.g., control of the power flow at the PCC) control objectives, with limited communication and computation requirements. Within this architecture, a model-free algorithm, the so called power-based control, is proposed to coordinate the contribution of injected power from UI and EGs to the purpose of regulating the power flow at the PCC and, simultaneously, limiting voltage magnitudes along distribution lines. The control of EGs is made by means of a couple of control coefficients, one for active power, the other for reactive power, that are computed by the MC on the basis of information collected from EGs and measurements made at microgrid’s PCC. The power-based control ensures, in the steady state, an accurate, proportional active and reactive power sharing among EGs with respect to locally available power, with a minimum impact on the communication infrastructure. The individual devices of the architecture as well as the whole microgrid architecture have been tested by employing conventional simulations, real-time simulations, and laboratory prototypes.
Appendix A

Current Sensor Board

Ch. 6 reports the study on a couple of novel digital current controllers. The implementation of the controllers is made on the control platform described in this appendix.

The control algorithms described in Ch. 6 are synthesized into the FPGA chip (a Xilinx Spartan-6 LX45) available within the general purpose inverter control board from National Instruments that is referred to in Ch. 3. The control board is coupled to a custom acquisition daughter board (current sensor board) embedding the current sensor and featuring a 12-bit, 65 MS/s peak, analog to digital converter (AD9226). The performance that can be obtained with the presented controllers are influenced by the quality of the current measurement, therefore, in this appendix more details about the employed control and measurement system are reported.

A diagram of the sensor board is reported in Fig. A-1, the top view and bottom view of the final implementation are also reported, respectively, in Fig. A-2 and Fig. A-3.

The sensor board comprises the following components.

- Shunt resistor 25 mΩ, acts as current transducer.

- Differential amplifier INA2128, employed to buffer the transduced signal and reject the common mode noise that may appear due to converter’s commutations.

- Fully differential amplifier AD8137, employed to feed the ADC with the transduced signal, it produces a differential signal that makes an optimized use of the ADC’s dynamic range and drives its input as a low impedance source.
Figure A-1: Simplified circuit diagram of the current sensor board.

Table A.1: Current Sensor Board Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD converter resolution</td>
<td>$n_{bit}$</td>
<td>12 bit</td>
</tr>
<tr>
<td>AD converter full-scale range</td>
<td>$FSR$</td>
<td>2.0 V</td>
</tr>
<tr>
<td>AD converter latency</td>
<td>$\Delta t_{AD}$</td>
<td>0.2 µs</td>
</tr>
<tr>
<td>Current sensor gain</td>
<td>$K_{sense,i}$</td>
<td>25 mV/A</td>
</tr>
<tr>
<td>Arithmetic resolution</td>
<td>$n_{bit_{ALU}}$</td>
<td>16 bit</td>
</tr>
<tr>
<td>Current sensor FSR</td>
<td>$i_{L}^{MAX}$</td>
<td>50 A</td>
</tr>
</tbody>
</table>

- Analog to digital converter AD9226, converts the analog signal to the digital domain with low latency and high sample rate.

- Magnetically isolated digital gates, isolate the computing unit (FPGA) from the grid-tied sensor circuit.

The main parameters of the current sensor board are reported in Table A.1.
Figure A-2: Current sensor board (top view).
Figure A-3: Current sensor board (bottom view).
Bibliography


